summaryrefslogtreecommitdiff
path: root/src/dev/x86/Opteron.py
blob: cb015e2e7f3e977a35fde50723f5c56ae1821c12 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
from m5.params import *
from m5.proxy import *
from Device import BasicPioDevice, PioDevice, IsaFake, BadAddr
from Uart import Uart8250
from Platform import Platform
from Pci import PciConfigAll
from SimConsole import SimConsole

class Opteron(Platform):
    type = 'Opteron'
    system = Param.System(Parent.any, "system")

    pciconfig = PciConfigAll()

    def attachIO(self, bus):
        self.pciconfig.pio = bus.default
        bus.responder_set = True
        bus.responder = self.pciconfig