summaryrefslogtreecommitdiff
path: root/src/dev/x86/SConscript
blob: 331f0a229c010e09cfcfab5777a4095e09ef6246 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
# -*- mode:python -*-

# Copyright (c) 2006 The Regents of The University of Michigan
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Gabe Black

Import('*')

if env['TARGET_ISA'] == 'x86':
    SimObject('Pc.py')
    Source('pc.cc')

    SimObject('SouthBridge.py')
    Source('south_bridge.cc')

    SimObject('Cmos.py')
    Source('cmos.cc')
    DebugFlag('CMOS', 'Accesses to CMOS devices')

    SimObject('I8259.py')
    Source('i8259.cc')
    DebugFlag('I8259', 'Accesses to the I8259 PIC devices')

    SimObject('I8254.py')
    Source('i8254.cc')
    DebugFlag('I8254', 'Interrupts from the I8254 timer');

    SimObject('I8237.py')
    Source('i8237.cc')
    DebugFlag('I8237', 'The I8237 dma controller');

    SimObject('I8042.py')
    Source('i8042.cc')
    DebugFlag('I8042', 'The I8042 keyboard controller');

    SimObject('PcSpeaker.py')
    Source('speaker.cc')
    DebugFlag('PcSpeaker')

    SimObject('I82094AA.py')
    Source('i82094aa.cc')
    DebugFlag('I82094AA')

    SimObject('X86IntPin.py')
    Source('intdev.cc')
    DebugFlag('IntDevice')