summaryrefslogtreecommitdiff
path: root/src/gpu-compute/condition_register_state.cc
blob: 08555bb7cbd8ec24efc6505f4747a159624cf5c4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
/*
 * Copyright (c) 2015 Advanced Micro Devices, Inc.
 * All rights reserved.
 *
 * For use for simulation and test purposes only
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its contributors
 * may be used to endorse or promote products derived from this software
 * without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * Author: John Kalamatianos
 */

#include "gpu-compute/condition_register_state.hh"

#include "gpu-compute/compute_unit.hh"
#include "gpu-compute/gpu_static_inst.hh"
#include "gpu-compute/shader.hh"
#include "gpu-compute/wavefront.hh"

ConditionRegisterState::ConditionRegisterState()
{
    computeUnit = nullptr;
    c_reg.clear();
    busy.clear();
}

void
ConditionRegisterState::setParent(ComputeUnit *_computeUnit)
{
    computeUnit = _computeUnit;
    _name = computeUnit->name() + ".CondRegState";
}

void
ConditionRegisterState::init(uint32_t _size)
{
    c_reg.resize(_size);
    busy.resize(_size, 0);
}

void
ConditionRegisterState::exec(GPUDynInstPtr ii, Wavefront *w)
{
    // iterate over all operands
    for (auto i = 0; i < ii->getNumOperands(); ++i) {
        // is this a condition register destination operand?
        if (ii->isCondRegister(i) && ii->isDstOperand(i)) {
            // mark the register as busy
            markReg(ii->getRegisterIndex(i, ii), 1);
            uint32_t pipeLen =  w->computeUnit->spBypassLength();

            // schedule an event for marking the register as ready
            w->computeUnit->
                registerEvent(w->simdId, ii->getRegisterIndex(i, ii),
                              ii->getOperandSize(i),
                              w->computeUnit->shader->tick_cnt +
                              w->computeUnit->shader->ticks(pipeLen), 0);
        }
    }
}