summaryrefslogtreecommitdiff
path: root/src/mem/RubyMemory.py
blob: 2ad794a3f90a868e019196b2febf5d75d7f26cad (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
# Copyright (c) 2005-2008 The Regents of The University of Michigan
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Nathan Binkert

from m5.params import *
from m5.proxy import *

from PhysicalMemory import PhysicalMemory

class RubyMemory(PhysicalMemory):
    type = 'RubyMemory'
    clock = Param.Clock('1t', "ruby clock speed")
    phase = Param.Latency('0ns', "ruby clock phase")
    config_file = Param.String("path to the Ruby config file")
    stats_file = Param.String("ruby.stats",
        "file to which ruby dumps its stats")
    num_cpus = Param.Int(1, "Number of CPUs connected to the Ruby memory")
    debug = Param.Bool(False, "Use ruby debug")
    debug_file = Param.String("ruby.debug",
        "path to the Ruby debug output file (stdout if blank)")
    num_dmas = Param.Int(0, "Number of DMA ports connected to the Ruby memory")
    dma_port = VectorPort("Ruby_dma_ports")
    pio_port = Port("Ruby_pio_port")
    ports_per_core = Param.Int(2, "Number of per core. Typical two: icache + dcache")