summaryrefslogtreecommitdiff
path: root/src/mem/cache/miss/blocking_buffer.cc
blob: bf741e547b7de2e5e9cb10ef6862a10f37b2bec1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
/*
 * Copyright (c) 2003-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Erik Hallnor
 */

/**
 * @file
 * Definitions of a simple buffer for a blocking cache.
 */

#include "cpu/smt.hh" //for maxThreadsPerCPU
#include "mem/cache/base_cache.hh"
#include "mem/cache/miss/blocking_buffer.hh"
#include "mem/cache/prefetch/base_prefetcher.hh"
#include "sim/eventq.hh" // for Event declaration.
#include "mem/request.hh"

/**
 * @todo Move writebacks into shared BaseBuffer class.
 */
void
BlockingBuffer::regStats(const std::string &name)
{
    using namespace Stats;
    writebacks
        .init(maxThreadsPerCPU)
        .name(name + ".writebacks")
        .desc("number of writebacks")
        .flags(total)
        ;
}

void
BlockingBuffer::setCache(BaseCache *_cache)
{
    cache = _cache;
    blkSize = cache->getBlockSize();
}

void
BlockingBuffer::setPrefetcher(BasePrefetcher *_prefetcher)
{
    prefetcher = _prefetcher;
}
void
BlockingBuffer::handleMiss(PacketPtr &pkt, int blk_size, Tick time)
{
    Addr blk_addr = pkt->getAddr() & ~(Addr)(blk_size - 1);
    if (pkt->isWrite() && (pkt->req->isUncacheable() || !writeAllocate ||
                               !pkt->needsResponse())) {
        if (!pkt->needsResponse()) {
            wb.allocateAsBuffer(pkt);
        } else {
            wb.allocate(pkt->cmd, blk_addr, blk_size, pkt);
        }

        memcpy(wb.pkt->getPtr<uint8_t>(), pkt->getPtr<uint8_t>(), blk_size);

        cache->setBlocked(Blocked_NoWBBuffers);
        cache->setMasterRequest(Request_WB, time);
        return;
    }

    if (!pkt->needsResponse()) {
        miss.allocateAsBuffer(pkt);
    } else {
        miss.allocate(pkt->cmd, blk_addr, blk_size, pkt);
    }
    if (!pkt->req->isUncacheable()) {
        miss.pkt->flags |= CACHE_LINE_FILL;
    }
    cache->setBlocked(Blocked_NoMSHRs);
    cache->setMasterRequest(Request_MSHR, time);
}

PacketPtr
BlockingBuffer::getPacket()
{
    if (miss.pkt && !miss.inService) {
        return miss.pkt;
    }
    return wb.pkt;
}

void
BlockingBuffer::setBusCmd(PacketPtr &pkt, Packet::Command cmd)
{
    MSHR *mshr = (MSHR*) pkt->senderState;
    mshr->originalCmd = pkt->cmd;
    if (pkt->isCacheFill())
        pkt->cmdOverride(cmd);
}

void
BlockingBuffer::restoreOrigCmd(PacketPtr &pkt)
{
    pkt->cmdOverride(((MSHR*)(pkt->senderState))->originalCmd);
}

void
BlockingBuffer::markInService(PacketPtr &pkt, MSHR* mshr)
{
    if (!pkt->isCacheFill() && pkt->isWrite()) {
        // Forwarding a write/ writeback, don't need to change
        // the command
        assert(mshr == &wb);
        cache->clearMasterRequest(Request_WB);
        if (!pkt->needsResponse()) {
            assert(wb.getNumTargets() == 0);
            wb.deallocate();
            cache->clearBlocked(Blocked_NoWBBuffers);
        } else {
            wb.inService = true;
        }
    } else {
        assert(mshr == &miss);
        cache->clearMasterRequest(Request_MSHR);
        if (!pkt->needsResponse()) {
            assert(miss.getNumTargets() == 0);
            miss.deallocate();
            cache->clearBlocked(Blocked_NoMSHRs);
        } else {
            //mark in service
            miss.inService = true;
        }
    }
}

void
BlockingBuffer::handleResponse(PacketPtr &pkt, Tick time)
{
    if (pkt->isCacheFill()) {
        // targets were handled in the cache tags
        assert((MSHR*)pkt->senderState == &miss);
        miss.deallocate();
        cache->clearBlocked(Blocked_NoMSHRs);
    } else {
        if (((MSHR*)(pkt->senderState))->hasTargets()) {
            // Should only have 1 target if we had any
            assert(((MSHR*)(pkt->senderState))->getNumTargets() == 1);
            PacketPtr target = ((MSHR*)(pkt->senderState))->getTarget();
            ((MSHR*)(pkt->senderState))->popTarget();
            if (pkt->isRead()) {
                memcpy(target->getPtr<uint8_t>(), pkt->getPtr<uint8_t>(), target->getSize());
            }
            cache->respond(target, time);
            assert(!((MSHR*)(pkt->senderState))->hasTargets());
        }

        if (pkt->isWrite()) {
            assert(((MSHR*)(pkt->senderState)) == &wb);
            wb.deallocate();
            cache->clearBlocked(Blocked_NoWBBuffers);
        } else {
            miss.deallocate();
            cache->clearBlocked(Blocked_NoMSHRs);
        }
    }
}

void
BlockingBuffer::squash(int threadNum)
{
    if (miss.threadNum == threadNum) {
        PacketPtr target = miss.getTarget();
        miss.popTarget();
        assert(0/*target->req->getThreadNum()*/ == threadNum);
        target = NULL;
        assert(!miss.hasTargets());
        miss.ntargets=0;
        if (!miss.inService) {
            miss.deallocate();
            cache->clearBlocked(Blocked_NoMSHRs);
            cache->clearMasterRequest(Request_MSHR);
        }
    }
}

void
BlockingBuffer::doWriteback(Addr addr,
                            int size, uint8_t *data, bool compressed)
{
    // Generate request
    Request * req = new Request(addr, size, 0);
    PacketPtr pkt = new Packet(req, Packet::Writeback, -1);
    pkt->allocate();
    if (data) {
        memcpy(pkt->getPtr<uint8_t>(), data, size);
    }

    if (compressed) {
        pkt->flags |= COMPRESSED;
    }

    ///All writebacks charged to same thread @todo figure this out
    writebacks[0/*pkt->req->getThreadNum()*/]++;

    wb.allocateAsBuffer(pkt);
    cache->setMasterRequest(Request_WB, curTick);
    cache->setBlocked(Blocked_NoWBBuffers);
}



void
BlockingBuffer::doWriteback(PacketPtr &pkt)
{
    writebacks[0/*pkt->req->getThreadNum()*/]++;

    wb.allocateAsBuffer(pkt);

    // Since allocate as buffer copies the request,
    // need to copy data here.
        memcpy(wb.pkt->getPtr<uint8_t>(), pkt->getPtr<uint8_t>(), pkt->getSize());

    cache->setBlocked(Blocked_NoWBBuffers);
    cache->setMasterRequest(Request_WB, curTick);
}