summaryrefslogtreecommitdiff
path: root/src/mem/cache/prefetch/Prefetcher.py
blob: fa926e2354212e5049ff6f8e9b9101e510228b5d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
from m5.SimObject import SimObject
from m5.params import *
from m5.proxy import *

class BasePrefetcher(SimObject):
    type = 'BasePrefetcher'
    abstract = True
    size = Param.Int(100,
         "Number of entries in the hardware prefetch queue")
    cross_pages = Param.Bool(False,
         "Allow prefetches to cross virtual page boundaries")
    serial_squash = Param.Bool(False,
         "Squash prefetches with a later time on a subsequent miss")
    degree = Param.Int(1,
         "Degree of the prefetch depth")
    latency = Param.Latency('10t',
         "Latency of the prefetcher")
    use_master_id = Param.Bool(True,
         "Use the master id to separate calculations of prefetches")
    data_accesses_only = Param.Bool(False,
         "Only prefetch on data not on instruction accesses")
    sys = Param.System(Parent.any, "System this device belongs to")

class GHBPrefetcher(BasePrefetcher):
    type = 'GHBPrefetcher'
    cxx_class = 'GHBPrefetcher'

class StridePrefetcher(BasePrefetcher):
    type = 'StridePrefetcher'
    cxx_class = 'StridePrefetcher'

class TaggedPrefetcher(BasePrefetcher):
    type = 'TaggedPrefetcher'
    cxx_class = 'TaggedPrefetcher'