summaryrefslogtreecommitdiff
path: root/src/mem/cache/prefetch/stride.cc
blob: ad5846daa2ce5682c2af87cbefccfcd8b0daa964 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
/*
 * Copyright (c) 2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Ron Dreslinski
 *          Steve Reinhardt
 */

/**
 * @file
 * Stride Prefetcher template instantiations.
 */

#include "mem/cache/prefetch/stride.hh"

void
StridePrefetcher::calculatePrefetch(PacketPtr &pkt, std::list<Addr> &addresses,
                                    std::list<Tick> &delays)
{
//      Addr blkAddr = pkt->paddr & ~(Addr)(this->blkSize-1);
    int contextId = pkt->req->contextId();
    if (!useContextId) contextId = 0;

    /* Scan Table for IAddr Match */
/*      std::list<strideEntry*>::iterator iter;
  for (iter=table[contextId].begin();
  iter !=table[contextId].end();
  iter++) {
  if ((*iter)->IAddr == pkt->pc) break;
  }

  if (iter != table[contextId].end()) {
  //Hit in table

  int newStride = blkAddr - (*iter)->MAddr;
  if (newStride == (*iter)->stride) {
  (*iter)->confidence++;
  }
  else {
  (*iter)->stride = newStride;
  (*iter)->confidence--;
  }

  (*iter)->MAddr = blkAddr;

  for (int d=1; d <= degree; d++) {
  Addr newAddr = blkAddr + d * newStride;
  if (this->pageStop &&
  (blkAddr & ~(TheISA::VMPageSize - 1)) !=
  (newAddr & ~(TheISA::VMPageSize - 1)))
  {
  //Spanned the page, so now stop
  this->pfSpanPage += degree - d + 1;
  return;
  }
  else
  {
  addresses.push_back(newAddr);
  delays.push_back(latency);
  }
  }
  }
  else {
  //Miss in table
  //Find lowest confidence and replace

  }
*/
}