summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/IntrControl.py
blob: a7cf5cc84c93a244070ad6a4bfda604915b13de7 (plain)
1
2
3
4
5
6
from m5.SimObject import SimObject
from m5.params import *
from m5.proxy import *
class IntrControl(SimObject):
    type = 'IntrControl'
    cpu = Param.BaseCPU(Parent.cpu[0], "the cpu")