summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/IntrControl.py
blob: 95be0f4dfc40e4e85f4770238d1958ac8d75a3c9 (plain)
1
2
3
4
5
6
from m5.SimObject import SimObject
from m5.params import *
from m5.proxy import *
class IntrControl(SimObject):
    type = 'IntrControl'
    cpu = Param.BaseCPU(Parent.any, "the cpu")