summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/MemTest.py
blob: 1219ddd4d10ec07e5fa6916ec6585acf51ddc078 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
from m5.SimObject import SimObject
from m5.params import *
from m5.proxy import *
from m5 import build_env

class MemTest(SimObject):
    type = 'MemTest'
    max_loads = Param.Counter("number of loads to execute")
    atomic = Param.Bool(False, "Execute tester in atomic mode? (or timing)\n")
    memory_size = Param.Int(65536, "memory size")
    percent_dest_unaligned = Param.Percent(50,
        "percent of copy dest address that are unaligned")
    percent_reads = Param.Percent(65, "target read percentage")
    percent_source_unaligned = Param.Percent(50,
        "percent of copy source address that are unaligned")
    percent_functional = Param.Percent(50, "percent of access that are functional")
    percent_uncacheable = Param.Percent(10,
        "target uncacheable percentage")
    progress_interval = Param.Counter(1000000,
        "progress report interval (in accesses)")
    trace_addr = Param.Addr(0, "address to trace")

    test = Port("Port to the memory system to test")
    functional = Port("Port to the functional memory used for verification")