summaryrefslogtreecommitdiff
path: root/src/sim/vptr.hh
blob: bcc22f0caba56470075bce57ed49cca64464d8d3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
/*
 * Copyright (c) 2004-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Nathan Binkert
 */

#ifndef __ARCH_ALPHA_VPTR_HH__
#define __ARCH_ALPHA_VPTR_HH__

#include "arch/vtophys.hh"
#include "arch/isa_traits.hh"

class ThreadContext;

template <class T>
class VPtr
{
  public:
    typedef T Type;

  private:
    ThreadContext *tc;
    Addr ptr;

  public:
    ThreadContext *GetTC() const { return tc; }
    Addr GetPointer() const { return ptr; }

  public:
    explicit VPtr(ThreadContext *_tc, Addr p = 0) : tc(_tc), ptr(p) { }
    template <class U>
    VPtr(const VPtr<U> &vp) : tc(vp.GetTC()), ptr(vp.GetPointer()) {}
    ~VPtr() {}

    bool operator!() const
    {
        return ptr == 0;
    }

    VPtr<T> operator+(int offset)
    {
        VPtr<T> ptr(*this);
        ptr += offset;

        return ptr;
    }

    const VPtr<T> &operator+=(int offset)
    {
        ptr += offset;
        assert((ptr & (TheISA::PageBytes - 1)) + sizeof(T)
               < TheISA::PageBytes);

        return *this;
    }

    const VPtr<T> &operator=(Addr p)
    {
        assert((p & (TheISA::PageBytes - 1)) + sizeof(T)
               < TheISA::PageBytes);
        ptr = p;

        return *this;
    }

    template <class U>
    const VPtr<T> &operator=(const VPtr<U> &vp)
    {
        tc = vp.GetTC();
        ptr = vp.GetPointer();

        return *this;
    }

    operator T *()
    {
        panic("Needs to be rewritten\n");
/*	void *addr = vtomem(tc, ptr, sizeof(T));
        return (T *)addr;
        */
    }

    T *operator->()
    {
        panic("Needs to be rewritten\n");
/*	void *addr = vtomem(tc, ptr, sizeof(T));
        return (T *)addr;
        */
    }

    T &operator*()
    {
        panic("Needs to be rewritten\n");
/*	void *addr = vtomem(tc, ptr, sizeof(T));
        return *(T *)addr;
        */
    }
};

#endif // __ARCH_ALPHA_VPTR_HH__