1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
/*****************************************************************************
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
more contributor license agreements. See the NOTICE file distributed
with this work for additional information regarding copyright ownership.
Accellera licenses this file to you under the Apache License, Version 2.0
(the "License"); you may not use this file except in compliance with the
License. You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied. See the License for the specific language governing
permissions and limitations under the License.
*****************************************************************************/
#ifndef __SIMPLE_LT_TARGET2_H__
#define __SIMPLE_LT_TARGET2_H__
#include "tlm.h"
#include "tlm_utils/passthrough_target_socket.h"
#include <cassert>
#include <vector>
class SimpleLTTarget2 : public sc_core::sc_module
{
public:
typedef tlm::tlm_generic_payload transaction_type;
typedef tlm::tlm_phase phase_type;
typedef tlm::tlm_sync_enum sync_enum_type;
typedef tlm_utils::passthrough_target_socket<SimpleLTTarget2> target_socket_type;
public:
target_socket_type socket;
public:
SimpleLTTarget2(sc_core::sc_module_name name) :
sc_core::sc_module(name),
socket("socket")
{
// register nb_transport method
socket.register_b_transport(this, &SimpleLTTarget2::myBTransport);
socket.register_nb_transport_fw(this, &SimpleLTTarget2::myNBTransport);
socket.register_get_direct_mem_ptr(this, &SimpleLTTarget2::myGetDMIPtr);
// TODO: we don't register the transport_dbg callback here, so we
// can test if something bad happens
// REGISTER_DEBUGTRANSPORT(socket, transport_dbg, 0);
}
void myBTransport(transaction_type& trans,
sc_core::sc_time& t)
{
sc_dt::uint64 address = trans.get_address();
assert(address < 400);
unsigned int& data = *reinterpret_cast<unsigned int*>(trans.get_data_ptr());
if (trans.get_command() == tlm::TLM_WRITE_COMMAND) {
std::cout << name() << ": Received write request: A = 0x"
<< std::hex << (unsigned int)address
<< ", D = 0x" << data << std::dec
<< " @ " << sc_core::sc_time_stamp() << std::endl;
*reinterpret_cast<unsigned int*>(&mMem[address]) = data;
t += sc_core::sc_time(10, sc_core::SC_NS);
} else {
std::cout << name() << ": Received read request: A = 0x"
<< std::hex << (unsigned int)address << std::dec
<< " @ " << sc_core::sc_time_stamp() << std::endl;
data = *reinterpret_cast<unsigned int*>(&mMem[address]);
t += sc_core::sc_time(100, sc_core::SC_NS);
}
trans.set_response_status(tlm::TLM_OK_RESPONSE);
trans.set_dmi_allowed(true);
}
sync_enum_type myNBTransport(transaction_type& trans,
phase_type& phase,
sc_core::sc_time& t)
{
assert(phase == tlm::BEGIN_REQ);
// Never blocks, so call b_transport implementation
myBTransport(trans, t);
// LT target
// - always return TLM_COMPLETED
// - not necessary to update phase (if TLM_COMPLETED is returned)
return tlm::TLM_COMPLETED;
}
unsigned int transport_dbg(transaction_type& r)
{
if (r.get_address() >= 400) return 0;
unsigned int tmp = (int)r.get_address();
unsigned int num_bytes;
if (tmp + r.get_data_length() >= 400) {
num_bytes = 400 - tmp;
} else {
num_bytes = r.get_data_length();
}
if (r.is_read()) {
for (unsigned int i = 0; i < num_bytes; ++i) {
r.get_data_ptr()[i] = mMem[i + tmp];
}
} else {
for (unsigned int i = 0; i < num_bytes; ++i) {
mMem[i + tmp] = r.get_data_ptr()[i];
}
}
return num_bytes;
}
bool myGetDMIPtr(transaction_type& trans,
tlm::tlm_dmi& dmi_data)
{
sc_dt::uint64 address = trans.get_address();
if (address < 400) {
dmi_data.allow_read_write();
dmi_data.set_start_address(0x0);
dmi_data.set_end_address(399);
dmi_data.set_dmi_ptr(mMem);
dmi_data.set_read_latency(sc_core::sc_time(100, sc_core::SC_NS));
dmi_data.set_write_latency(sc_core::sc_time(10, sc_core::SC_NS));
return true;
} else {
// should not happen
dmi_data.set_start_address(address);
dmi_data.set_end_address(address);
return false;
}
}
private:
unsigned char mMem[400];
};
#endif
|
