1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
/*****************************************************************************
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
more contributor license agreements. See the NOTICE file distributed
with this work for additional information regarding copyright ownership.
Accellera licenses this file to you under the Apache License, Version 2.0
(the "License"); you may not use this file except in compliance with the
License. You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied. See the License for the specific language governing
permissions and limitations under the License.
*****************************************************************************/
/*****************************************************************************
display.h --
Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-14
*****************************************************************************/
/*****************************************************************************
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
changes you are making here.
Name, Affiliation, Date:
Description of Modification:
*****************************************************************************/
#include "common.h"
SC_MODULE( display )
{
SC_HAS_PROCESS( display );
sc_in_clk clk;
const sc_signal_bool_vector4& in_value1; // Output port
const sc_signal_bool_vector5& in_value2; // Output port
const sc_signal_bool_vector6& in_value3; // Output port
const sc_signal_bool_vector7& in_value4; // Output port
const sc_signal_bool_vector8& in_value5; // Output port
const sc_signal<bool>& in_valid; // Output port
//
// Constructor
//
display(
sc_module_name NAME, // reference name
sc_clock& CLK, // clock
const sc_signal_bool_vector4& IN_VALUE1,
const sc_signal_bool_vector5& IN_VALUE2,
const sc_signal_bool_vector6& IN_VALUE3,
const sc_signal_bool_vector7& IN_VALUE4,
const sc_signal_bool_vector8& IN_VALUE5,
const sc_signal<bool>& IN_VALID
)
:
in_value1 (IN_VALUE1),
in_value2 (IN_VALUE2),
in_value3 (IN_VALUE3),
in_value4 (IN_VALUE4),
in_value5 (IN_VALUE5),
in_valid (IN_VALID)
{
clk (CLK);
SC_CTHREAD( entry, clk.pos() );
};
void entry();
};
// EOF
|
