summaryrefslogtreecommitdiff
path: root/src/systemc/tests/systemc/misc/unit/control/timing/golden/timing.log
blob: fcf7ffb4a032f15ead3310654c8ef6b12cd99b55 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
SystemC Simulation

START OF SIM -- CLOCK AT NEGEDGE (10,30,50,...) 
10 ns :  ready[S] = 0 a[V] = 0
			 a =    0 
10 ns :  ready[S] = 0 a[V] = 0
      ready =    0 
10 ns :  ready[S] = 0 a[V] = 0

CLK 
30 ns :  ready[S] = 0 a[V] = 0
		   a =    1 
30 ns :  ready[S] = 0 a[V] = 1
      ready =    1 
30 ns :  ready[S] = 0 a[V] = 1

CLK 
50 ns :  ready[S] = 1 a[V] = 1
		   a =    0 
50 ns :  ready[S] = 1 a[V] = 0
      ready =    0 
50 ns :  ready[S] = 1 a[V] = 0

CLK 
70 ns :  ready[S] = 0 a[V] = 0
		   a =    1 
70 ns :  ready[S] = 0 a[V] = 1
      ready =    1 
70 ns :  ready[S] = 0 a[V] = 1

CLK 
90 ns :  ready[S] = 1 a[V] = 1
Terminating process TB1.RD1.entry