1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/*****************************************************************************
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
more contributor license agreements. See the NOTICE file distributed
with this work for additional information regarding copyright ownership.
Accellera licenses this file to you under the Apache License, Version 2.0
(the "License"); you may not use this file except in compliance with the
License. You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied. See the License for the specific language governing
permissions and limitations under the License.
*****************************************************************************/
/*****************************************************************************
mean.h --
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
*****************************************************************************/
/*****************************************************************************
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
changes you are making here.
Name, Affiliation, Date:
Description of Modification:
*****************************************************************************/
/* Filename mean.h */
/* This is the interface file for synchronous process `mean' */
#include "systemc.h"
typedef sc_signal<sc_bv<24> > signal_bool_vector;
SC_MODULE( mean )
{
SC_HAS_PROCESS( mean );
sc_in_clk clk;
const signal_bool_vector& in; //input
signal_bool_vector& out; //output
const sc_signal<bool>& data_available; //input
sc_signal<bool>& data_ready; //output
//Constructor
mean(sc_module_name NAME,
sc_clock& CLK,
const signal_bool_vector& IN_,
signal_bool_vector& OUT_,
const sc_signal<bool>& DATA_AVAILABLE,
sc_signal<bool>& DATA_READY)
: in(IN_), out(OUT_), data_available(DATA_AVAILABLE), data_ready(DATA_READY)
{
clk(CLK);
SC_CTHREAD( entry, clk.pos() );
}
// Process functionality in member function below
void entry();
};
|
