1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
|
/*****************************************************************************
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
more contributor license agreements. See the NOTICE file distributed
with this work for additional information regarding copyright ownership.
Accellera licenses this file to you under the Apache License, Version 2.0
(the "License"); you may not use this file except in compliance with the
License. You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied. See the License for the specific language governing
permissions and limitations under the License.
*****************************************************************************/
/*****************************************************************************
test2.cpp --
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
*****************************************************************************/
/*****************************************************************************
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
changes you are making here.
Name, Affiliation, Date:
Description of Modification:
*****************************************************************************/
/*
Corner case testing for new scheduler.
Case 2: Checking single cycle interaction between
sc_sync and async, in conjunction with triggering of
sc_sync and async that are sensitive to a clock
*/
#include "systemc.h"
SC_MODULE( syncproc )
{
SC_HAS_PROCESS( syncproc );
sc_in<bool> clk;
const sc_signal<int>& in1;
const sc_signal<int>& in2;
sc_signal<int>& out;
syncproc(sc_module_name NAME,
sc_signal_in_if<bool>& CLK,
const sc_signal<int>& IN1,
const sc_signal<int>& IN2,
sc_signal<int>& OUT_)
: in1(IN1), in2(IN2), out(OUT_)
{
clk(CLK);
SC_CTHREAD( entry, clk.pos() );
out = 0;
}
void entry()
{
int i = 100;
while (true) {
out = i;
wait();
while (in2.read() != i) {
cout << "Sync: Value written = " << i << " value1 read = " << in1.read() << " value2 read = " << in2.read() << endl;
wait();
cout << "Waited one cycle\n" << endl;
}
i++;
}
}
};
SC_MODULE( asyncproc )
{
SC_HAS_PROCESS( asyncproc );
const sc_signal<int>& in;
sc_signal<int>& out;
sc_in<bool> clock;
asyncproc(sc_module_name NAME,
const sc_signal<int>& IN_,
sc_signal<int>& OUT_,
sc_signal_in_if<bool>& CLOCK)
: in(IN_), out(OUT_)
{
clock(CLOCK);
out = 0;
SC_THREAD( entry );
sensitive << in;
}
void entry()
{
wait();
while (true) {
out = in + 10;
cout << "AsyncProc: Value read = " << in.read() << endl;
wait();
}
}
};
SC_MODULE( asyncblock )
{
SC_HAS_PROCESS( asyncblock );
const sc_signal<int>& in;
sc_signal<int>& out;
sc_in<bool> clock;
asyncblock(sc_module_name NAME,
const sc_signal<int>& IN_,
sc_signal<int>& OUT_,
sc_signal_in_if<bool>& CLOCK)
: in(IN_), out(OUT_)
{
clock(CLOCK);
out = 0;
SC_METHOD( entry );
sensitive << clock;
}
void entry()
{
if (clock.posedge()) {
out = in;
cout << "AsyncBlock: Value read = " << in.read() << endl;
}
else {
cout << "Seen other edge" << endl;
}
}
};
int
sc_main(int ac, char *av[])
{
sc_signal<int> a, b, c;
sc_clock clock("Clock", 20, SC_NS, 0.5);
syncproc P1("P1", clock, a, b, c);
asyncproc P2("P2", c, a, clock);
asyncblock P3("P3", c, b, clock);
sc_trace_file *tf = sc_create_vcd_trace_file("systemc");
tf->set_time_unit(1, SC_NS);
sc_trace(tf, a, "SYNC-IN1");
sc_trace(tf, b, "SYNC-IN2");
sc_trace(tf, c, "SYNC2-OUT");
sc_trace(tf, clock, "Clock");
sc_start(160, SC_NS);
return 0;
}
|
