summaryrefslogtreecommitdiff
path: root/system/alpha/console/paljtoslave.s
blob: c1809afb70e0dd021a3598d03b39743a9099f50c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
#include	"dc21164.h"	// DECchip 21164 specific definitions
#include	"osf.h"		// OSF/1 specific definitions
#include	"macros.h"	// Global macro definitions
#include	"ev5_impure.h"	// Scratch & logout area data structures
#include	"platform.h"	// Platform specific definitions

	
	.global	palJToSlave
	.text	3

	/*
	 * args:	 
	    a0:	 here
	    a1:	 boot location
	    a2:	 CSERVE_J_KTOPAL
	    a3:	 restrart_pv
	    a4:	 vptb
            a5:  my_rpb
	
	 */	
palJToSlave:

	/*
         * SRM Console Architecture III 3-26
	 */
	
	ALIGN_BRANCH

	bis	a3, zero, pv
	bis	zero, zero, t11
	bis	zero, zero, ra

	/* Point the Vptbr to a2 */

	mtpr	a4, mVptBr	// Load Mbox copy
	mtpr	a4, iVptBr	// Load Ibox copy
	STALL			// don't dual issue the load with mtpr -pb

	/* Turn on superpage mapping in the mbox and icsr */
	lda	t0, (2<<MCSR_V_SP)(zero) // Get a '10' (binary) in MCSR<SP>
	STALL			// don't dual issue the load with mtpr -pb
	mtpr	t0, mcsr		// Set the super page mode enable bit
	STALL			// don't dual issue the load with mtpr -pb

	lda	t0, 0(zero)
	mtpr	t0, dtbAsn
	mtpr	t0, itbAsn
	
	LDLI	(t1,0x20000000)
	STALL			// don't dual issue the load with mtpr -pb
	mfpr	t0, icsr		// Enable superpage mapping
	STALL			// don't dual issue the load with mtpr -pb
	bis	t0, t1, t0
	mtpr	t0, icsr

	STALL                           // Required stall to update chip ...
        STALL
	STALL
	STALL
	STALL

	ldq_p	s0, PCB_Q_PTBR(a5)
	sll	s0, VA_S_OFF, s0	// Shift PTBR into position
	STALL			// don't dual issue the load with mtpr -pb
	mtpr	s0, ptPtbr		// PHYSICAL MBOX INST -> MT PT20 IN 0,1
	STALL			// don't dual issue the load with mtpr -pb
	ldq_p	sp, PCB_Q_KSP(a5)
	
	//mtpr	a0, excAddr		// Load the dispatch address.
	//STALL			// don't dual issue the load with mtpr -pb
	//bis	a3, zero, a0		// first free PFN
	// ldq_p	a1, PCB_Q_PTBR(a5)	// ptbr

	//ldq_p	a2, 24(zero)		// argc
	//ldq_p	a3, 32(zero)		// argv
	//ldq_p	a4, 40(zero)		// environ
	//lda	a5, 0(zero)		// osf_param
	//STALL			// don't dual issue the load with mtpr -pb
	mtpr	zero, dtbIa		// Flush all D-stream TB entries
	mtpr	zero, itbIa		// Flush all I-stream TB entries
		
	
	mtpr	a1, excAddr		// Load the dispatch address.
	
	STALL			// don't dual issue the load with mtpr -pb
	STALL			// don't dual issue the load with mtpr -pb
	mtpr	zero, dtbIa		// Flush all D-stream TB entries
	mtpr	zero, itbIa		// Flush all I-stream TB entries
	br	zero, 2f

	ALIGN_BLOCK

2:	NOP
	mtpr	zero, icFlush		// Flush the icache.
	NOP
	NOP

	NOP				// Required NOPs ... 1-10
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP

	NOP                           // Required NOPs ... 11-20
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP

	NOP                           // Required NOPs ... 21-30
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP

	NOP                           // Required NOPs ... 31-40
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP



	NOP				// Required NOPs ... 41-44
	NOP
	NOP
	NOP

	hw_rei_stall				// Dispatch to kernel