blob: 7e02db19e13261e204853d82963e44504cb0fa9c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
|
---------- Begin Simulation Statistics ----------
global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
global.BPredUnit.BTBHits 74294088 # Number of BTB hits
global.BPredUnit.BTBLookups 83217138 # Number of BTB lookups
global.BPredUnit.RASInCorrect 175 # Number of incorrect RAS predictions.
global.BPredUnit.condIncorrect 4320797 # Number of conditional branches incorrect
global.BPredUnit.condPredicted 79655810 # Number of conditional branches predicted
global.BPredUnit.lookups 86600861 # Number of BP lookups
global.BPredUnit.usedRAS 1992384 # Number of times the RAS was used to get a target.
host_inst_rate 121760 # Simulator instruction rate (inst/s)
host_mem_usage 154560 # Number of bytes of host memory used
host_seconds 4644.82 # Real time elapsed on the host
host_tick_rate 28265671 # Simulator tick rate (ticks/s)
memdepunit.memDep.conflictingLoads 20253948 # Number of conflicting loads.
memdepunit.memDep.conflictingStores 12668807 # Number of conflicting stores.
memdepunit.memDep.insertedLoads 134508955 # Number of loads inserted to the mem dependence unit.
memdepunit.memDep.insertedStores 44216516 # Number of stores inserted to the mem dependence unit.
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 565552443 # Number of instructions simulated
sim_seconds 0.131289 # Number of seconds simulated
sim_ticks 131288904500 # Number of ticks simulated
system.cpu.commit.COM:branches 62547159 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 25836005 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle.samples 248547939
system.cpu.commit.COM:committed_per_cycle.min_value 0
0 64112537 2579.48%
1 73997996 2977.21%
2 29649485 1192.91%
3 7413919 298.29%
4 16299890 655.80%
5 20436719 822.24%
6 3362671 135.29%
7 7438717 299.29%
8 25836005 1039.48%
system.cpu.commit.COM:committed_per_cycle.max_value 8
system.cpu.commit.COM:committed_per_cycle.end_dist
system.cpu.commit.COM:count 601856963 # Number of instructions committed
system.cpu.commit.COM:loads 115049510 # Number of loads committed
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
system.cpu.commit.COM:refs 154862033 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 4320164 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 601856963 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 94497449 # The number of squashed insts skipped by commit
system.cpu.committedInsts 565552443 # Number of Instructions Simulated
system.cpu.committedInsts_total 565552443 # Number of Instructions Simulated
system.cpu.cpi 0.464286 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.464286 # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses 115538611 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 2723.249468 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2089.628248 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 114910502 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 1710497500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.005436 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 628109 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 403470 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 469412000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.001944 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 224639 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 39451321 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 3076.718619 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 2314.396461 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 38683248 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 2363144500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.019469 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 768073 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 511246 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 594399500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.006510 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 256827 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs 539.249147 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets 250 # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 319.012661 # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs 1172 # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets 4 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs 632000 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets 1000 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 154989932 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 2917.701274 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 2209.525699 # average overall mshr miss latency
system.cpu.dcache.demand_hits 153593750 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 4073642000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.009008 # miss rate for demand accesses
system.cpu.dcache.demand_misses 1396182 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 914716 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 1063811500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.003106 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 481466 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses 154989932 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 2917.701274 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 2209.525699 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 153593750 # number of overall hits
system.cpu.dcache.overall_miss_latency 4073642000 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.009008 # miss rate for overall accesses
system.cpu.dcache.overall_misses 1396182 # number of overall misses
system.cpu.dcache.overall_mshr_hits 914716 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 1063811500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.003106 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 481466 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu.dcache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu.dcache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu.dcache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.dcache.replacements 477370 # number of replacements
system.cpu.dcache.sampled_refs 481466 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4095.510322 # Cycle average of tags in use
system.cpu.dcache.total_refs 153593750 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 24474000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 338333 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 34835558 # Number of cycles decode is blocked
system.cpu.decode.DECODE:BranchMispred 676 # Number of times decode detected a branch misprediction
system.cpu.decode.DECODE:BranchResolved 4837262 # Number of times decode resolved a branch
system.cpu.decode.DECODE:DecodedInsts 747469994 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 87926948 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 115162373 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 14029871 # Number of cycles decode is squashing
system.cpu.decode.DECODE:SquashedInsts 2002 # Number of squashed instructions handled by decode
system.cpu.decode.DECODE:UnblockCycles 10623061 # Number of cycles decode is unblocking
system.cpu.fetch.Branches 86600861 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 72219408 # Number of cache lines fetched
system.cpu.fetch.Cycles 200341434 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 435 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 760297798 # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles 4883794 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.329810 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 72219408 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 76286472 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 2.895514 # Number of inst fetches per cycle
system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist.samples 262577811
system.cpu.fetch.rateDist.min_value 0
0 134455787 5120.61%
1 11289278 429.94%
2 12199345 464.60%
3 11605085 441.97%
4 7894720 300.66%
5 3823699 145.62%
6 3913283 149.03%
7 3555410 135.40%
8 73841204 2812.16%
system.cpu.fetch.rateDist.max_value 8
system.cpu.fetch.rateDist.end_dist
system.cpu.icache.ReadReq_accesses 72219408 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 4241.833509 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 3311.810155 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 72218459 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 4025500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000013 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 949 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 43 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 3000500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000013 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 906 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 79711.323400 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 72219408 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 4241.833509 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 3311.810155 # average overall mshr miss latency
system.cpu.icache.demand_hits 72218459 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 4025500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000013 # miss rate for demand accesses
system.cpu.icache.demand_misses 949 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 43 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 3000500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000013 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 906 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 72219408 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 4241.833509 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 3311.810155 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 72218459 # number of overall hits
system.cpu.icache.overall_miss_latency 4025500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000013 # miss rate for overall accesses
system.cpu.icache.overall_misses 949 # number of overall misses
system.cpu.icache.overall_mshr_hits 43 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 3000500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000013 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 906 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.icache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu.icache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu.icache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu.icache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.icache.replacements 34 # number of replacements
system.cpu.icache.sampled_refs 906 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 774.513861 # Cycle average of tags in use
system.cpu.icache.total_refs 72218459 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 997 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 69153659 # Number of branches executed
system.cpu.iew.EXEC:nop 45896023 # number of nop insts executed
system.cpu.iew.EXEC:rate 2.341699 # Inst execution rate
system.cpu.iew.EXEC:refs 168426251 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 41748280 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 525987328 # num instructions consuming a value
system.cpu.iew.WB:count 611675009 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.792003 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 416583352 # num instructions producing a value
system.cpu.iew.WB:rate 2.329500 # insts written-back per cycle
system.cpu.iew.WB:sent 613682130 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 4878985 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 11826 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 134508955 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 23 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 2507193 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 44216516 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 696353635 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 126677971 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 11034988 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 614878076 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 14 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 14029871 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 4036 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 4056 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 10594878 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 23131 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 1076564 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 5809 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 19459445 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 4403993 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 1076564 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 574744 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 4304241 # Number of branches that were predicted taken incorrectly
system.cpu.ipc 2.153847 # IPC: Instructions Per Cycle
system.cpu.ipc_total 2.153847 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0 625913064 # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.start_dist
(null) 0 0.00% # Type of FU issued
IntAlu 452893161 72.36% # Type of FU issued
IntMult 6537 0.00% # Type of FU issued
IntDiv 0 0.00% # Type of FU issued
FloatAdd 27 0.00% # Type of FU issued
FloatCmp 5 0.00% # Type of FU issued
FloatCvt 5 0.00% # Type of FU issued
FloatMult 4 0.00% # Type of FU issued
FloatDiv 0 0.00% # Type of FU issued
FloatSqrt 0 0.00% # Type of FU issued
MemRead 130507417 20.85% # Type of FU issued
MemWrite 42505908 6.79% # Type of FU issued
IprAccess 0 0.00% # Type of FU issued
InstPrefetch 0 0.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.end_dist
system.cpu.iq.ISSUE:fu_busy_cnt 6267821 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.010014 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full.start_dist
(null) 0 0.00% # attempts to use FU when none available
IntAlu 5230779 83.45% # attempts to use FU when none available
IntMult 183 0.00% # attempts to use FU when none available
IntDiv 0 0.00% # attempts to use FU when none available
FloatAdd 0 0.00% # attempts to use FU when none available
FloatCmp 0 0.00% # attempts to use FU when none available
FloatCvt 0 0.00% # attempts to use FU when none available
FloatMult 0 0.00% # attempts to use FU when none available
FloatDiv 0 0.00% # attempts to use FU when none available
FloatSqrt 0 0.00% # attempts to use FU when none available
MemRead 663118 10.58% # attempts to use FU when none available
MemWrite 373741 5.96% # attempts to use FU when none available
IprAccess 0 0.00% # attempts to use FU when none available
InstPrefetch 0 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full.end_dist
system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle.samples 262577811
system.cpu.iq.ISSUE:issued_per_cycle.min_value 0
0 49543053 1886.80%
1 42653619 1624.42%
2 65996372 2513.40%
3 28722982 1093.88%
4 36210264 1379.03%
5 20379063 776.12%
6 16095665 612.99%
7 2026950 77.19%
8 949843 36.17%
system.cpu.iq.ISSUE:issued_per_cycle.max_value 8
system.cpu.iq.ISSUE:issued_per_cycle.end_dist
system.cpu.iq.ISSUE:rate 2.383724 # Inst issue rate
system.cpu.iq.iqInstsAdded 650457589 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 625913064 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 23 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 83477196 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 265708 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 6 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 44589775 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.l2cache.ReadReq_accesses 482372 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 5974.559204 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2202.761362 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 456056 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 157226500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.054555 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 26316 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 57967868 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.054555 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 26316 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 338333 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 338333 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 30.186541 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 482372 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 5974.559204 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 2202.761362 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 456056 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 157226500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.054555 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 26316 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 57967868 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.054555 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 26316 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 820705 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 5974.559204 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 2202.761362 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 794389 # number of overall hits
system.cpu.l2cache.overall_miss_latency 157226500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.032065 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 26316 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 57967868 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.032065 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 26316 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu.l2cache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu.l2cache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.l2cache.replacements 932 # number of replacements
system.cpu.l2cache.sampled_refs 26316 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 25073.756706 # Cycle average of tags in use
system.cpu.l2cache.total_refs 794389 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 904 # number of writebacks
system.cpu.numCycles 262577811 # number of cpu cycles simulated
system.cpu.rename.RENAME:BlockCycles 2682297 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 463854889 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 30243185 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 96498295 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 1942834 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:RenameLookups 952429183 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 727912324 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 552445892 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 117213862 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 14029871 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 32153216 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 88591003 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:serializeStallCycles 270 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 33 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 50706382 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 31 # count of temporary serializing insts renamed
system.cpu.timesIdled 3 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
---------- End Simulation Statistics ----------
|
