blob: 1bd86bd33d943aca427b8a063f90294f6908670a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
|
---------- Begin Simulation Statistics ----------
global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
global.BPredUnit.BTBHits 182414509 # Number of BTB hits
global.BPredUnit.BTBLookups 203429504 # Number of BTB lookups
global.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
global.BPredUnit.condIncorrect 83681535 # Number of conditional branches incorrect
global.BPredUnit.condPredicted 254458067 # Number of conditional branches predicted
global.BPredUnit.lookups 254458067 # Number of BP lookups
global.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
host_inst_rate 104414 # Simulator instruction rate (inst/s)
host_mem_usage 206176 # Number of bytes of host memory used
host_seconds 13461.92 # Real time elapsed on the host
host_tick_rate 81909485 # Simulator tick rate (ticks/s)
memdepunit.memDep.conflictingLoads 460341314 # Number of conflicting loads.
memdepunit.memDep.conflictingStores 141106006 # Number of conflicting stores.
memdepunit.memDep.insertedLoads 743909112 # Number of loads inserted to the mem dependence unit.
memdepunit.memDep.insertedStores 301399355 # Number of stores inserted to the mem dependence unit.
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1405618365 # Number of instructions simulated
sim_seconds 1.102659 # Number of seconds simulated
sim_ticks 1102659164000 # Number of ticks simulated
system.cpu.commit.COM:branches 86248929 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 8096119 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle.samples 1964055138
system.cpu.commit.COM:committed_per_cycle.min_value 0
0 1088074348 5539.94%
1 575643775 2930.89%
2 120435536 613.20%
3 120975808 615.95%
4 27955061 142.33%
5 8084154 41.16%
6 10447088 53.19%
7 4343249 22.11%
8 8096119 41.22%
system.cpu.commit.COM:committed_per_cycle.max_value 8
system.cpu.commit.COM:committed_per_cycle.end_dist
system.cpu.commit.COM:count 1489537508 # Number of instructions committed
system.cpu.commit.COM:loads 402517243 # Number of loads committed
system.cpu.commit.COM:membars 51356 # Number of memory barriers committed
system.cpu.commit.COM:refs 569375199 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 83681535 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 1489537508 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 2243671 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 1390237691 # The number of squashed insts skipped by commit
system.cpu.committedInsts 1405618365 # Number of Instructions Simulated
system.cpu.committedInsts_total 1405618365 # Number of Instructions Simulated
system.cpu.cpi 1.568931 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.568931 # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses 426261934 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 14297.934404 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 6789.549883 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 425346266 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 13092161000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.002148 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 915668 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 667355 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 1685933500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000583 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 248313 # number of ReadReq MSHR misses
system.cpu.dcache.SwapReq_accesses 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_avg_miss_latency 38037.500000 # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency 35037.500000 # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_hits 1286 # number of SwapReq hits
system.cpu.dcache.SwapReq_miss_latency 1521500 # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_rate 0.030166 # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_misses 40 # number of SwapReq misses
system.cpu.dcache.SwapReq_mshr_miss_latency 1401500 # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate 0.030166 # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_misses 40 # number of SwapReq MSHR misses
system.cpu.dcache.WriteReq_accesses 166856630 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 37763.233543 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 36078.301493 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 164634096 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 83930070500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.013320 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 2222534 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 1870625 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 12696279000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.002109 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 351909 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 1119.158506 # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 593118564 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 30916.502985 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 23961.488416 # average overall mshr miss latency
system.cpu.dcache.demand_hits 589980362 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 97022231500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.005291 # miss rate for demand accesses
system.cpu.dcache.demand_misses 3138202 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 2537980 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 14382212500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.001012 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 600222 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses 593118564 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 30916.502985 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 23961.488416 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 589980362 # number of overall hits
system.cpu.dcache.overall_miss_latency 97022231500 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.005291 # miss rate for overall accesses
system.cpu.dcache.overall_misses 3138202 # number of overall misses
system.cpu.dcache.overall_mshr_hits 2537980 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 14382212500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.001012 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 600222 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 523278 # number of replacements
system.cpu.dcache.sampled_refs 527374 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4095.579742 # Cycle average of tags in use
system.cpu.dcache.total_refs 590215098 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 166150000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 348745 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 416443424 # Number of cycles decode is blocked
system.cpu.decode.DECODE:DecodedInsts 3435538867 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 762668523 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 782001807 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 239759981 # Number of cycles decode is squashing
system.cpu.decode.DECODE:UnblockCycles 2941384 # Number of cycles decode is unblocking
system.cpu.fetch.Branches 254458067 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 354588627 # Number of cache lines fetched
system.cpu.fetch.Cycles 1199300776 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 10659934 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 3732201090 # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles 88873600 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.115384 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 354588627 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 182414509 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.692364 # Number of inst fetches per cycle
system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist.samples 2203815119
system.cpu.fetch.rateDist.min_value 0
0 1359103013 6167.05%
1 256500552 1163.89%
2 81150170 368.23%
3 38425919 174.36%
4 85384466 387.44%
5 41200028 186.95%
6 32567288 147.78%
7 20688755 93.88%
8 288794928 1310.43%
system.cpu.fetch.rateDist.max_value 8
system.cpu.fetch.rateDist.end_dist
system.cpu.icache.ReadReq_accesses 354588627 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 33291.255289 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34798.042059 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 354586500 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 70810500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000006 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 2127 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 748 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 47986500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 1379 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 257319.666183 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 354588627 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 33291.255289 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34798.042059 # average overall mshr miss latency
system.cpu.icache.demand_hits 354586500 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 70810500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000006 # miss rate for demand accesses
system.cpu.icache.demand_misses 2127 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 748 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 47986500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 1379 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 354588627 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 33291.255289 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34798.042059 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 354586500 # number of overall hits
system.cpu.icache.overall_miss_latency 70810500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000006 # miss rate for overall accesses
system.cpu.icache.overall_misses 2127 # number of overall misses
system.cpu.icache.overall_mshr_hits 748 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 47986500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 1379 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 222 # number of replacements
system.cpu.icache.sampled_refs 1378 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1057.993155 # Cycle average of tags in use
system.cpu.icache.total_refs 354586500 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 1503210 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 128154505 # Number of branches executed
system.cpu.iew.EXEC:nop 351416641 # number of nop insts executed
system.cpu.iew.EXEC:rate 0.859194 # Inst execution rate
system.cpu.iew.EXEC:refs 749485536 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 207432555 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 1490113295 # num instructions consuming a value
system.cpu.iew.WB:count 1862924805 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.963395 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 1435567316 # num instructions producing a value
system.cpu.iew.WB:rate 0.844742 # insts written-back per cycle
system.cpu.iew.WB:sent 1872447494 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 91815045 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 3100813 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 743909112 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 21390970 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 17059388 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 301399355 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 2879831212 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 542052981 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 94512452 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 1894795224 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 42359 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 9887 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 239759981 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 75706 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 115767211 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 47414 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 5474059 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 6 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 341391869 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 134541399 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 5474059 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 1481544 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 90333501 # Number of branches that were predicted taken incorrectly
system.cpu.ipc 0.637377 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.637377 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0 1989307676 # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.start_dist
No_OpClass 0 0.00% # Type of FU issued
IntAlu 1186637130 59.65% # Type of FU issued
IntMult 0 0.00% # Type of FU issued
IntDiv 0 0.00% # Type of FU issued
FloatAdd 2990817 0.15% # Type of FU issued
FloatCmp 0 0.00% # Type of FU issued
FloatCvt 0 0.00% # Type of FU issued
FloatMult 0 0.00% # Type of FU issued
FloatDiv 0 0.00% # Type of FU issued
FloatSqrt 0 0.00% # Type of FU issued
MemRead 571681967 28.74% # Type of FU issued
MemWrite 227997762 11.46% # Type of FU issued
IprAccess 0 0.00% # Type of FU issued
InstPrefetch 0 0.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.end_dist
system.cpu.iq.ISSUE:fu_busy_cnt 4014629 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.002018 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full.start_dist
No_OpClass 0 0.00% # attempts to use FU when none available
IntAlu 142220 3.54% # attempts to use FU when none available
IntMult 0 0.00% # attempts to use FU when none available
IntDiv 0 0.00% # attempts to use FU when none available
FloatAdd 232758 5.80% # attempts to use FU when none available
FloatCmp 0 0.00% # attempts to use FU when none available
FloatCvt 0 0.00% # attempts to use FU when none available
FloatMult 0 0.00% # attempts to use FU when none available
FloatDiv 0 0.00% # attempts to use FU when none available
FloatSqrt 0 0.00% # attempts to use FU when none available
MemRead 3328923 82.92% # attempts to use FU when none available
MemWrite 310728 7.74% # attempts to use FU when none available
IprAccess 0 0.00% # attempts to use FU when none available
InstPrefetch 0 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full.end_dist
system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle.samples 2203815119
system.cpu.iq.ISSUE:issued_per_cycle.min_value 0
0 1083882017 4918.21%
1 586425796 2660.96%
2 298714416 1355.44%
3 164995052 748.68%
4 47215795 214.25%
5 14943133 67.81%
6 6716024 30.47%
7 790185 3.59%
8 132701 0.60%
system.cpu.iq.ISSUE:issued_per_cycle.max_value 8
system.cpu.iq.ISSUE:issued_per_cycle.end_dist
system.cpu.iq.ISSUE:rate 0.902050 # Inst issue rate
system.cpu.iq.iqInstsAdded 2506731523 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 1989307676 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 21683048 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 1079315476 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 646020 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 19439377 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 1293054260 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.l2cache.ReadExReq_accesses 279061 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34294.559254 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31161.513074 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_miss_latency 9570274000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 279061 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 8695963000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 279061 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 249692 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 34106.905217 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31002.384556 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 214675 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 1194321500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.140241 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 35017 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 1085610500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.140241 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 35017 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 72896 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 34203.262182 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31019.788466 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_miss_latency 2493281000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses 72896 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 2261218500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses 72896 # number of UpgradeReq MSHR misses
system.cpu.l2cache.Writeback_accesses 348745 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 348745 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 4.234582 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 528753 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 34273.637440 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31143.771611 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 214675 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 10764595500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.593998 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 314078 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 9781573500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.593998 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 314078 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 528753 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34273.637440 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31143.771611 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 214675 # number of overall hits
system.cpu.l2cache.overall_miss_latency 10764595500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.593998 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 314078 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 9781573500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.593998 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 314078 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 84497 # number of replacements
system.cpu.l2cache.sampled_refs 99948 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 16402.911294 # Cycle average of tags in use
system.cpu.l2cache.total_refs 423238 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 61945 # number of writebacks
system.cpu.numCycles 2205318329 # number of cpu cycles simulated
system.cpu.rename.RENAME:BlockCycles 17694794 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 1244779250 # Number of HB maps that are committed
system.cpu.rename.RENAME:FullRegisterEvents 863 # Number of times there has been no free registers
system.cpu.rename.RENAME:IQFullEvents 27112 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 826425908 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 23298987 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:ROBFullEvents 7 # Number of times rename has blocked due to ROB full
system.cpu.rename.RENAME:RenameLookups 4917191839 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 3093611624 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 2420068293 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 717791899 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 239759981 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 32521117 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 1175289043 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:serializeStallCycles 369621420 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 21984764 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 170791733 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 21775085 # count of temporary serializing insts renamed
system.cpu.timesIdled 43186 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 49 # Number of system calls
---------- End Simulation Statistics ----------
|
