blob: db687aea524c019beed12b83f098cad356e020e6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.586294 # Number of seconds simulated
sim_ticks 586294224000 # Number of ticks simulated
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 112274 # Simulator instruction rate (inst/s)
host_tick_rate 40595683 # Simulator tick rate (ticks/s)
host_mem_usage 244844 # Number of bytes of host memory used
host_seconds 14442.28 # Real time elapsed on the host
sim_insts 1621493982 # Number of instructions simulated
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 1172588449 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 142448983 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 142448983 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 7804844 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 134509889 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 133615988 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 143149229 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1143761055 # Number of instructions fetch has processed
system.cpu.fetch.Branches 142448983 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 133615988 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 330199440 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 57554993 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 649541012 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 52 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 331 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 137027209 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 996742 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1172439660 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.784546 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.109877 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 845244296 72.09% 72.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 17110181 1.46% 73.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 18043141 1.54% 75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 16408368 1.40% 76.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 23340182 1.99% 78.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 16629602 1.42% 79.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 21855680 1.86% 81.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 28257046 2.41% 84.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 185551164 15.83% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1172439660 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.121483 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.975416 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 240695556 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 558473143 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 228947071 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 94774294 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 49549596 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2070409567 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 49549596 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 290323713 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 132525789 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 3175 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 256725592 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 443311795 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2043122328 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 2634 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 278313629 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 129499394 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2031527324 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 4954653616 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 4954649396 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 4220 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1617994650 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 413532674 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 91 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 91 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 793190427 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 519090632 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 226808407 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 354951645 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 148937435 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1986583518 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 216 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1781630005 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 180825 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 364939190 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 670712331 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 166 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1172439660 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.519592 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.333662 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 271921708 23.19% 23.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 416937500 35.56% 58.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 234725234 20.02% 78.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 156776493 13.37% 92.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 54385701 4.64% 96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 21203892 1.81% 98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 14378982 1.23% 99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1804798 0.15% 99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 305352 0.03% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1172439660 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 179772 6.92% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2269895 87.35% 94.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 148998 5.73% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 26894248 1.51% 1.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1102052870 61.86% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 63.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 457985397 25.71% 89.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 194697490 10.93% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1781630005 # Type of FU issued
system.cpu.iq.rate 1.519399 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2598665 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001459 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4738479065 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2351732069 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1760053766 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 95 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 542 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 12 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1757334382 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 40 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 205665909 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 100048507 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 60622 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 216417 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 38622350 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 849 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 34395 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 49549596 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1308890 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 133908 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1986583734 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 659432 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 519090632 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 226808407 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 86 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 64911 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 28 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 216417 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4603219 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 3388875 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 7992094 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1768232809 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 452047218 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 13397196 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 645919458 # number of memory reference insts executed
system.cpu.iew.exec_branches 112169596 # Number of branches executed
system.cpu.iew.exec_stores 193872240 # Number of stores executed
system.cpu.iew.exec_rate 1.507974 # Inst execution rate
system.cpu.iew.wb_sent 1766226830 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1760053778 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1336567337 # num instructions producing a value
system.cpu.iew.wb_consumers 2003494286 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.500999 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.667118 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 1621493982 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 365103312 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 50 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 7804888 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1122890064 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.444036 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.662985 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 346724877 30.88% 30.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 438665808 39.07% 69.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 94902960 8.45% 78.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 133728922 11.91% 90.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 36854784 3.28% 93.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 26115374 2.33% 95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 22565758 2.01% 97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 8207714 0.73% 98.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 15123867 1.35% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1122890064 # Number of insts commited each cycle
system.cpu.commit.count 1621493982 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 607228182 # Number of memory references committed
system.cpu.commit.loads 419042125 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 107161579 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1621354492 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 15123867 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3094363491 # The number of ROB reads
system.cpu.rob.rob_writes 4022764791 # The number of ROB writes
system.cpu.timesIdled 43542 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 148789 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1621493982 # Number of Instructions Simulated
system.cpu.committedInsts_total 1621493982 # Number of Instructions Simulated
system.cpu.cpi 0.723153 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.723153 # CPI: Total CPI of All Threads
system.cpu.ipc 1.382833 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.382833 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3273039620 # number of integer regfile reads
system.cpu.int_regfile_writes 1756091293 # number of integer regfile writes
system.cpu.fp_regfile_reads 12 # number of floating regfile reads
system.cpu.misc_regfile_reads 908871446 # number of misc regfile reads
system.cpu.icache.replacements 12 # number of replacements
system.cpu.icache.tagsinuse 810.394392 # Cycle average of tags in use
system.cpu.icache.total_refs 137025977 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 893 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 153444.543113 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 810.394392 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.395700 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 137025977 # number of ReadReq hits
system.cpu.icache.demand_hits 137025977 # number of demand (read+write) hits
system.cpu.icache.overall_hits 137025977 # number of overall hits
system.cpu.icache.ReadReq_misses 1232 # number of ReadReq misses
system.cpu.icache.demand_misses 1232 # number of demand (read+write) misses
system.cpu.icache.overall_misses 1232 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 43328500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 43328500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 43328500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 137027209 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 137027209 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 137027209 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000009 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.000009 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.000009 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 35169.237013 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 35169.237013 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 35169.237013 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 339 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 339 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 339 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 893 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 893 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 893 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 31560500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 31560500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 31560500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000007 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.000007 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.000007 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35342.105263 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 35342.105263 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35342.105263 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 459077 # number of replacements
system.cpu.dcache.tagsinuse 4094.907333 # Cycle average of tags in use
system.cpu.dcache.total_refs 433034493 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 463173 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 934.930346 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 317767000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 4094.907333 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.999733 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 246142702 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 186891791 # number of WriteReq hits
system.cpu.dcache.demand_hits 433034493 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 433034493 # number of overall hits
system.cpu.dcache.ReadReq_misses 217277 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 1294266 # number of WriteReq misses
system.cpu.dcache.demand_misses 1511543 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 1511543 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 2206130500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 25062764496 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency 27268894996 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 27268894996 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 246359979 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 188186057 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 434546036 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 434546036 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.000882 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.006878 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate 0.003478 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.003478 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 10153.539031 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 19364.461785 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency 18040.436161 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 18040.436161 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 1883000 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 482947000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 482 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 32670 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 3906.639004 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 14782.583410 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 410037 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 3648 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 1044720 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits 1048368 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 1048368 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 213629 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 249546 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 463175 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 463175 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 1533480500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 2506697000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 4040177500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 4040177500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000867 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.001326 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.001066 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.001066 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7178.241250 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 10045.029774 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 8722.788363 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 8722.788363 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73618 # number of replacements
system.cpu.l2cache.tagsinuse 17964.500601 # Cycle average of tags in use
system.cpu.l2cache.total_refs 452679 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 89237 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 5.072773 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 1976.098849 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15988.401752 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.060306 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.487927 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 181359 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 410037 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits 190824 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 372183 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 372183 # number of overall hits
system.cpu.l2cache.ReadReq_misses 33163 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses 58722 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 91885 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 91885 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 1130840000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 2017374000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 3148214000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 3148214000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 214522 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 410037 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 249546 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 464068 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 464068 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.154590 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.235315 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.197999 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.197999 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34099.448180 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34354.654133 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34262.545573 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34262.545573 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 202000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 122 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 1655.737705 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 58503 # number of writebacks
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 33163 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 58722 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 91885 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 91885 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 1028236500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 1828595500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 2856832000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 2856832000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.154590 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.235315 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.197999 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.197999 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31005.533275 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31139.870917 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31091.385972 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31091.385972 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
