blob: 64628a88b2628134661bddb7f3e58cf511e159fe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.750278 # Number of seconds simulated
sim_ticks 750278436000 # Number of ticks simulated
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 180615 # Simulator instruction rate (inst/s)
host_tick_rate 83571906 # Simulator tick rate (ticks/s)
host_mem_usage 250232 # Number of bytes of host memory used
host_seconds 8977.64 # Real time elapsed on the host
sim_insts 1621493982 # Number of instructions simulated
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 1500556873 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 179206646 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 179206646 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 8463551 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 169776881 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 168588435 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 168643185 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1398775423 # Number of instructions fetch has processed
system.cpu.fetch.Branches 179206646 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 168588435 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 401459368 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 14868125 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 42 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines 168643185 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 821564 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1500265844 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.692515 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.050179 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 1101846908 73.44% 73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 25629201 1.71% 75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 17503252 1.17% 76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 17259352 1.15% 77.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 30203070 2.01% 79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 16882652 1.13% 80.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 34105222 2.27% 82.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 37737433 2.52% 85.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 219098754 14.60% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1500265844 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.119427 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.932171 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 426619882 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 588582259 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 331774062 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 54890410 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 98399231 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2463603655 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 98399231 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 490140995 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 167797271 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 3037 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 309381141 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 434544169 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2390094348 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 68 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 298397694 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 109374277 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2388910462 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 5790943512 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 5790943448 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 64 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1617994650 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 770915812 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 87 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 87 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 713558954 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 613723437 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 250366407 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 539421468 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 206415389 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2337617045 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 78 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1854722734 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 196953 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 715983422 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1505792788 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 28 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1500265844 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.236263 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.216770 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 461494018 30.76% 30.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 582014055 38.79% 69.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 214930558 14.33% 83.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 153972669 10.26% 94.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 64799231 4.32% 98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 17691341 1.18% 99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 4397619 0.29% 99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 840611 0.06% 99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 125742 0.01% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1500265844 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 159647 3.75% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 3486871 81.91% 85.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 610438 14.34% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 27575645 1.49% 1.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1184540758 63.87% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 450487645 24.29% 89.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 192118686 10.36% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1854722734 # Type of FU issued
system.cpu.iq.rate 1.236023 # Inst issue rate
system.cpu.iq.fu_busy_cnt 4256956 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.002295 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5214165186 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3059990828 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1837811582 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 35 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 32 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 12 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1831404026 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 19 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 117971084 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 194681312 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 16091 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 6391116 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 62180350 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 42 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 30252 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 98399231 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1363305 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 110880 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2337617123 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 338195 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 613723437 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 250366407 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 78 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 56702 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 6391116 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4450206 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 4153743 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 8603949 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1842187665 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 444314021 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 12535069 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 636013673 # number of memory reference insts executed
system.cpu.iew.exec_branches 111427506 # Number of branches executed
system.cpu.iew.exec_stores 191699652 # Number of stores executed
system.cpu.iew.exec_rate 1.227669 # Inst execution rate
system.cpu.iew.wb_sent 1840965230 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1837811594 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1424401809 # num instructions producing a value
system.cpu.iew.wb_consumers 2083960582 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.224753 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.683507 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 1621493982 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 716132515 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 50 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 8463578 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1401866613 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.156668 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.378442 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 520031376 37.10% 37.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 533018726 38.02% 75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 125308330 8.94% 84.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 139235246 9.93% 93.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 43288203 3.09% 97.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 23453801 1.67% 98.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 4331063 0.31% 99.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1854281 0.13% 99.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 11345587 0.81% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1401866613 # Number of insts commited each cycle
system.cpu.commit.count 1621493982 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 607228182 # Number of memory references committed
system.cpu.commit.loads 419042125 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 107161579 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1621354492 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 11345587 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3728147523 # The number of ROB reads
system.cpu.rob.rob_writes 4773653528 # The number of ROB writes
system.cpu.timesIdled 43666 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 291029 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1621493982 # Number of Instructions Simulated
system.cpu.committedInsts_total 1621493982 # Number of Instructions Simulated
system.cpu.cpi 0.925416 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.925416 # CPI: Total CPI of All Threads
system.cpu.ipc 1.080595 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.080595 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3235784294 # number of integer regfile reads
system.cpu.int_regfile_writes 1830729236 # number of integer regfile writes
system.cpu.fp_regfile_reads 12 # number of floating regfile reads
system.cpu.misc_regfile_reads 930213220 # number of misc regfile reads
system.cpu.icache.replacements 17 # number of replacements
system.cpu.icache.tagsinuse 793.330591 # Cycle average of tags in use
system.cpu.icache.total_refs 168641986 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 875 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 192733.698286 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 793.330591 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.387368 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 168641986 # number of ReadReq hits
system.cpu.icache.demand_hits 168641986 # number of demand (read+write) hits
system.cpu.icache.overall_hits 168641986 # number of overall hits
system.cpu.icache.ReadReq_misses 1199 # number of ReadReq misses
system.cpu.icache.demand_misses 1199 # number of demand (read+write) misses
system.cpu.icache.overall_misses 1199 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 42201000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 42201000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 42201000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 168643185 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 168643185 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 168643185 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000007 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.000007 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.000007 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 35196.830692 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 35196.830692 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 35196.830692 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 324 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 324 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 324 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 875 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 875 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 875 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 30921000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 30921000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 30921000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35338.285714 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 35338.285714 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35338.285714 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 460957 # number of replacements
system.cpu.dcache.tagsinuse 4095.145869 # Cycle average of tags in use
system.cpu.dcache.total_refs 513034277 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 465053 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 1103.173782 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 317696000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 4095.145869 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.999791 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 326108931 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 186925346 # number of WriteReq hits
system.cpu.dcache.demand_hits 513034277 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 513034277 # number of overall hits
system.cpu.dcache.ReadReq_misses 218266 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 1260711 # number of WriteReq misses
system.cpu.dcache.demand_misses 1478977 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 1478977 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 2205272500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 24390827496 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency 26596099996 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 26596099996 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 326327197 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 188186057 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 514513254 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 514513254 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.000669 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.006699 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate 0.002875 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.002875 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 10103.600652 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 19346.882431 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency 17982.767816 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 17982.767816 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 504500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 474736000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 214 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 29560 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2357.476636 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 16060.081191 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 411400 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 3331 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 1010593 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits 1013924 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 1013924 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 214935 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 250118 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 465053 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 465053 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 1536673000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 2518183497 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 4054856497 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 4054856497 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000659 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.001329 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.000904 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.000904 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7149.477749 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 10067.981901 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 8719.127706 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 8719.127706 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73679 # number of replacements
system.cpu.l2cache.tagsinuse 18021.980204 # Cycle average of tags in use
system.cpu.l2cache.total_refs 455469 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 89282 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 5.101465 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 1918.737195 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 16103.243009 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.058555 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.491432 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 182682 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 411400 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits 191297 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 373979 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 373979 # number of overall hits
system.cpu.l2cache.ReadReq_misses 33118 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses 58831 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 91949 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 91949 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 1130130500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 2026415500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 3156546000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 3156546000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 215800 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 411400 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 250128 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 465928 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 465928 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.153466 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.235204 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.197346 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.197346 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34124.358355 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34444.689024 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34329.312989 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34329.312989 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 6000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 12 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 500 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 58539 # number of writebacks
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 33118 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 58831 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 91949 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 91949 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 1026873000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 1832918500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 2859791500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 2859791500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.153466 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.235204 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.197346 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.197346 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31006.491938 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31155.657731 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31101.931506 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31101.931506 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|