blob: 1907811283a3fac234797c71ff8968f2ca1644bb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.033081 # Number of seconds simulated
sim_ticks 33080569000 # Number of ticks simulated
final_tick 33080569000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 140676 # Simulator instruction rate (inst/s)
host_tick_rate 50998874 # Simulator tick rate (ticks/s)
host_mem_usage 353196 # Number of bytes of host memory used
host_seconds 648.65 # Real time elapsed on the host
sim_insts 91249885 # Number of instructions simulated
system.physmem.bytes_read 997440 # Number of bytes read from this memory
system.physmem.bytes_inst_read 44864 # Number of instructions bytes read from this memory
system.physmem.bytes_written 2048 # Number of bytes written to this memory
system.physmem.num_reads 15585 # Number of read requests responded to by this memory
system.physmem.num_writes 32 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 30151839 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 1356204 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 61909 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 30213749 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 442 # Number of system calls
system.cpu.numCycles 66161139 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 27503856 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 21975755 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1408867 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 24498145 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 23511296 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 109835 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 10070 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 15373276 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 131330352 # Number of instructions fetch has processed
system.cpu.fetch.Branches 27503856 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 23621131 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 32575580 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 5466802 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 14146451 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 14 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 14744728 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 369535 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 66131343 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.004854 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.741973 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 33609066 50.82% 50.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 6636464 10.04% 60.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 5762437 8.71% 69.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 4857984 7.35% 76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2814891 4.26% 81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1640731 2.48% 83.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1559267 2.36% 86.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 2974436 4.50% 90.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 6276067 9.49% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 66131343 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.415710 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.985007 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 17946396 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 12652276 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 30529024 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 996648 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 4006999 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4433202 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 29411 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 129091755 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 32642 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 4006999 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 19654600 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1107804 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 8424491 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 29777332 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 3160117 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 124853414 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 19 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 254616 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 1879605 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 6 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 145685583 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 543523067 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 543516086 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 6981 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 107429439 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 38256144 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 662187 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 664355 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 7619533 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 29336350 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 5741000 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1194254 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 692979 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 117270516 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 648807 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 106162042 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 30561 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 26211084 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 62748223 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 93963 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 66131343 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.605321 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.761707 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 24322507 36.78% 36.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 14238727 21.53% 58.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 9857796 14.91% 73.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 8080873 12.22% 85.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4216462 6.38% 91.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2267133 3.43% 95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 2478028 3.75% 98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 463113 0.70% 99.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 206704 0.31% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 66131343 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 52363 10.31% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 27 0.01% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 192834 37.95% 48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 262907 51.74% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 74696384 70.36% 70.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 11141 0.01% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 159 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 260 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 26155378 24.64% 95.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 5298717 4.99% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 106162042 # Type of FU issued
system.cpu.iq.rate 1.604598 # Inst issue rate
system.cpu.iq.fu_busy_cnt 508131 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.004786 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 278993219 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 144129610 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 102521129 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 900 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1354 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 412 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 106669721 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 452 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 366276 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 6760478 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 42465 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 731 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 994251 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 30282 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 4006999 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 182542 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 28701 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 117958129 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 810273 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 29336350 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 5741000 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 643936 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 9429 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 1050 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 731 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1288873 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 210071 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1498944 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 104530426 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 25743276 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1631616 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 38806 # number of nop insts executed
system.cpu.iew.exec_refs 30946109 # number of memory reference insts executed
system.cpu.iew.exec_branches 21214083 # Number of branches executed
system.cpu.iew.exec_stores 5202833 # Number of stores executed
system.cpu.iew.exec_rate 1.579937 # Inst execution rate
system.cpu.iew.wb_sent 102941811 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 102521541 # cumulative count of insts written-back
system.cpu.iew.wb_producers 60312663 # num instructions producing a value
system.cpu.iew.wb_consumers 96996327 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.549573 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.621804 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 91262494 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 26696986 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 554844 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1392644 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 62124345 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.469029 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.224973 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 28387912 45.70% 45.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 16565318 26.66% 72.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 5280655 8.50% 80.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 3908699 6.29% 87.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2045216 3.29% 90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 660602 1.06% 91.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 536847 0.86% 92.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 207955 0.33% 92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 4531141 7.29% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 62124345 # Number of insts commited each cycle
system.cpu.commit.count 91262494 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 27322621 # Number of memory references committed
system.cpu.commit.loads 22575872 # Number of loads committed
system.cpu.commit.membars 3888 # Number of memory barriers committed
system.cpu.commit.branches 18722466 # Number of branches committed
system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
system.cpu.commit.int_insts 72533302 # Number of committed integer instructions.
system.cpu.commit.function_calls 56148 # Number of function calls committed.
system.cpu.commit.bw_lim_events 4531141 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 175546950 # The number of ROB reads
system.cpu.rob.rob_writes 239939834 # The number of ROB writes
system.cpu.timesIdled 1543 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 29796 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 91249885 # Number of Instructions Simulated
system.cpu.committedInsts_total 91249885 # Number of Instructions Simulated
system.cpu.cpi 0.725054 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.725054 # CPI: Total CPI of All Threads
system.cpu.ipc 1.379207 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.379207 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 496902731 # number of integer regfile reads
system.cpu.int_regfile_writes 120936097 # number of integer regfile writes
system.cpu.fp_regfile_reads 197 # number of floating regfile reads
system.cpu.fp_regfile_writes 534 # number of floating regfile writes
system.cpu.misc_regfile_reads 184886725 # number of misc regfile reads
system.cpu.misc_regfile_writes 11594 # number of misc regfile writes
system.cpu.icache.replacements 2 # number of replacements
system.cpu.icache.tagsinuse 611.587678 # Cycle average of tags in use
system.cpu.icache.total_refs 14743812 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 722 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 20420.792244 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 611.587678 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.298627 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 14743812 # number of ReadReq hits
system.cpu.icache.demand_hits 14743812 # number of demand (read+write) hits
system.cpu.icache.overall_hits 14743812 # number of overall hits
system.cpu.icache.ReadReq_misses 916 # number of ReadReq misses
system.cpu.icache.demand_misses 916 # number of demand (read+write) misses
system.cpu.icache.overall_misses 916 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 32376000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 32376000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 32376000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 14744728 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 14744728 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 14744728 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000062 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.000062 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.000062 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 35344.978166 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 35344.978166 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 35344.978166 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 194 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 194 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 194 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 722 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 722 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 722 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 24887000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 24887000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 24887000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000049 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.000049 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.000049 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34469.529086 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34469.529086 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34469.529086 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 943456 # number of replacements
system.cpu.dcache.tagsinuse 3558.808717 # Cycle average of tags in use
system.cpu.dcache.total_refs 28819274 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 947552 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 30.414451 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 12353041000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 3558.808717 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.868850 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 24247443 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 4559242 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits 6797 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits 5792 # number of StoreCondReq hits
system.cpu.dcache.demand_hits 28806685 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 28806685 # number of overall hits
system.cpu.dcache.ReadReq_misses 989267 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 175739 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses 7 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses 1165006 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 1165006 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 5475542500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 4498706928 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency 124500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency 9974249428 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 9974249428 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 25236710 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses 6804 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses 5792 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 29971691 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 29971691 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.039200 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.037115 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate 0.001029 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate 0.038870 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.038870 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 5534.949109 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 25598.796670 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency 17785.714286 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 8561.543398 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 8561.543398 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 23239503 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 8123 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2860.950757 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 942907 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 86240 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 131213 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits 7 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits 217453 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 217453 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 903027 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 44526 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 947553 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 947553 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 2253075000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 1081062556 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 3334137556 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 3334137556 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.035782 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.009404 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.031615 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.031615 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2495.025066 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 24279.354894 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 3518.681864 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 3518.681864 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 744 # number of replacements
system.cpu.l2cache.tagsinuse 9229.669539 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1596774 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 15569 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 102.561115 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 392.792284 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 8836.877255 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.011987 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.269680 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 901413 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 942907 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits 31267 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 932680 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 932680 # number of overall hits
system.cpu.l2cache.ReadReq_misses 1057 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses 14538 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 15595 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 15595 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 36209000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 498763000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 534972000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 534972000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 902470 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 942907 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 45805 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 948275 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 948275 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.001171 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.317389 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.016446 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.016446 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34256.385998 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34307.538864 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34304.071818 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34304.071818 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 32 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits 10 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 10 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 1047 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 14538 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 15585 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 15585 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 32560500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 451777500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 484338000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 484338000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001160 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.317389 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.016435 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.016435 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31098.853868 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31075.629385 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31077.189605 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31077.189605 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
