blob: 41a06a8b0f3faf2f6bc5dabaab590239bd8fea56 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.589091 # Number of seconds simulated
sim_ticks 589090675500 # Number of ticks simulated
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 112556 # Simulator instruction rate (inst/s)
host_tick_rate 43365548 # Simulator tick rate (ticks/s)
host_mem_usage 283452 # Number of bytes of host memory used
host_seconds 13584.30 # Real time elapsed on the host
sim_insts 1528988756 # Number of instructions simulated
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.numCycles 1178181352 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 273757623 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 273757623 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 16675490 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 263549341 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 242783389 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 225396443 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1479442245 # Number of instructions fetch has processed
system.cpu.fetch.Branches 273757623 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 242783389 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 481291877 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 151896782 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 310377272 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 81634 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 545852 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 210829674 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 3979750 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1150024812 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.401504 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.263970 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 673316869 58.55% 58.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 35917007 3.12% 61.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 42114186 3.66% 65.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 37411519 3.25% 68.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 23065398 2.01% 70.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 42495758 3.70% 74.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 50561789 4.40% 78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 39840695 3.46% 82.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 205301591 17.85% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1150024812 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.232356 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.255700 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 295420546 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 258244912 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 403447600 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 60580020 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 132331734 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2687300913 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 91 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 132331734 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 338940336 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 65400772 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 26776 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 418290403 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 195034791 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2631340951 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 26774 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 78955690 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 100051719 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2450677508 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 6173942616 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 6173688000 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 254616 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1427299027 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 1023378481 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 2754 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 2753 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 414898876 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 629493820 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 242177233 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 419306187 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 160446985 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2509527923 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 14190 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1981485424 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1148160 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 978984128 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1684574275 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 13637 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1150024812 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.722994 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.682548 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 371543440 32.31% 32.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 234819664 20.42% 52.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 195395940 16.99% 69.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 160294242 13.94% 83.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 104067895 9.05% 92.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 52467261 4.56% 97.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 24318535 2.11% 99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6470621 0.56% 99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 647214 0.06% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1150024812 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 1998808 14.58% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9206664 67.16% 81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2503442 18.26% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 2582418 0.13% 0.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1339368351 67.59% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 465740046 23.50% 91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 173794609 8.77% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1981485424 # Type of FU issued
system.cpu.iq.rate 1.681817 # Inst issue rate
system.cpu.iq.fu_busy_cnt 13708914 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006919 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5127851040 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3491267168 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1932205427 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 1694 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 91886 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 39 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1992611169 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 751 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 130415085 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 245391660 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 85410 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 2844591 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 93021148 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2158 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 132331734 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 11601856 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 3101094 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2509542113 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 554187 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 629493820 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 242181333 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 14190 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 2636658 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 28899 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 2844591 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 15755168 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 2389146 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 18144314 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1946393893 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 456999579 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 35091531 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 625221825 # number of memory reference insts executed
system.cpu.iew.exec_branches 178038000 # Number of branches executed
system.cpu.iew.exec_stores 168222246 # Number of stores executed
system.cpu.iew.exec_rate 1.652033 # Inst execution rate
system.cpu.iew.wb_sent 1940172687 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1932205466 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1494674923 # num instructions producing a value
system.cpu.iew.wb_consumers 2239381815 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.639990 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.667450 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 1528988756 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 980561742 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 553 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 16735567 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1017693078 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.502407 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.032730 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 426815329 41.94% 41.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 262847392 25.83% 67.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 100615569 9.89% 77.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 98071508 9.64% 87.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 37557703 3.69% 90.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 27347686 2.69% 93.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 11159718 1.10% 94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 9457232 0.93% 95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 43820941 4.31% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1017693078 # Number of insts commited each cycle
system.cpu.commit.count 1528988756 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 533262345 # Number of memory references committed
system.cpu.commit.loads 384102160 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 149758588 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1528317614 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 43820941 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3483422635 # The number of ROB reads
system.cpu.rob.rob_writes 5151578594 # The number of ROB writes
system.cpu.timesIdled 664776 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 28156540 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1528988756 # Number of Instructions Simulated
system.cpu.committedInsts_total 1528988756 # Number of Instructions Simulated
system.cpu.cpi 0.770562 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.770562 # CPI: Total CPI of All Threads
system.cpu.ipc 1.297753 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.297753 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3172016251 # number of integer regfile reads
system.cpu.int_regfile_writes 1803001798 # number of integer regfile writes
system.cpu.fp_regfile_reads 39 # number of floating regfile reads
system.cpu.misc_regfile_reads 1059991063 # number of misc regfile reads
system.cpu.icache.replacements 11761 # number of replacements
system.cpu.icache.tagsinuse 991.922218 # Cycle average of tags in use
system.cpu.icache.total_refs 210553808 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 13257 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 15882.462699 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 991.922218 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.484337 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 210560945 # number of ReadReq hits
system.cpu.icache.demand_hits 210560945 # number of demand (read+write) hits
system.cpu.icache.overall_hits 210560945 # number of overall hits
system.cpu.icache.ReadReq_misses 268729 # number of ReadReq misses
system.cpu.icache.demand_misses 268729 # number of demand (read+write) misses
system.cpu.icache.overall_misses 268729 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 1804643000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 1804643000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 1804643000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 210829674 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 210829674 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 210829674 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.001275 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.001275 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.001275 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 6715.475442 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 6715.475442 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 6715.475442 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 10 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 1466 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 1466 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 1466 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 267263 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 267263 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 267263 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 965191000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 965191000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 965191000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.001268 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.001268 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.001268 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 3611.390278 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 3611.390278 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 3611.390278 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2529381 # number of replacements
system.cpu.dcache.tagsinuse 4088.837993 # Cycle average of tags in use
system.cpu.dcache.total_refs 471314476 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 2533477 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 186.034638 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 2156497000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 4088.837993 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.998251 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 322454983 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 147504907 # number of WriteReq hits
system.cpu.dcache.demand_hits 469959890 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 469959890 # number of overall hits
system.cpu.dcache.ReadReq_misses 3024204 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 1655294 # number of WriteReq misses
system.cpu.dcache.demand_misses 4679498 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 4679498 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 48898075500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 39778792000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency 88676867500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 88676867500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 325479187 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 149160201 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 474639388 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 474639388 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.009292 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.011097 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate 0.009859 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.009859 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 16168.907752 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 24031.254871 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency 18950.081291 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 18950.081291 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 2230882 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 1262448 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 636309 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits 1898757 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 1898757 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 1761756 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 1018985 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 2780741 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 2780741 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 14863304000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 18590602000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 33453906000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 33453906000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.005413 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.006831 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.005859 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.005859 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 8436.641623 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 18244.235195 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 12030.572427 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 12030.572427 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 576290 # number of replacements
system.cpu.l2cache.tagsinuse 21486.143377 # Cycle average of tags in use
system.cpu.l2cache.total_refs 3192786 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 595434 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 5.362116 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 312361724000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 7744.012474 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 13742.130903 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.236329 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.419377 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 1431726 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 2230892 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits 1300 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits 527729 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 1959455 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 1959455 # number of overall hits
system.cpu.l2cache.ReadReq_misses 339145 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses 252556 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses 247993 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 587138 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 587138 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 11583445500 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency 11508500 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 8495413000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 20078858500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 20078858500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 1770871 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 2230892 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses 253856 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 775722 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 2546593 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 2546593 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.191513 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate 0.994879 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.319693 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.230558 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.230558 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34154.846747 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency 45.568112 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34256.664503 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34197.852123 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34197.852123 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 412302 # number of writebacks
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 339145 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses 252556 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 247993 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 587138 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 587138 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 10514861000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 7830071000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 7688785500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 18203646500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 18203646500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.191513 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.994879 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.319693 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.230558 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.230558 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31004.027776 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31003.306197 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31004.042453 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31004.033975 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31004.033975 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|