blob: 388ace0a5f577d4760537427908b2b8d4f6cde01 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
|
---------- Begin Simulation Statistics ----------
host_inst_rate 169900 # Simulator instruction rate (inst/s)
host_mem_usage 215004 # Number of bytes of host memory used
host_seconds 2210.56 # Real time elapsed on the host
host_tick_rate 51124064 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 375574812 # Number of instructions simulated
sim_seconds 0.113013 # Number of seconds simulated
sim_ticks 113012733500 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.BTBHits 30270394 # Number of BTB hits
system.cpu.BPredUnit.BTBLookups 39807126 # Number of BTB lookups
system.cpu.BPredUnit.RASInCorrect 1409 # Number of incorrect RAS predictions.
system.cpu.BPredUnit.condIncorrect 5223677 # Number of conditional branches incorrect
system.cpu.BPredUnit.condPredicted 31927422 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 56786170 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 11422526 # Number of times the RAS was used to get a target.
system.cpu.commit.COM:branches 44587533 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 16035403 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle::samples 216073988 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::mean 1.845037 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::stdev 2.480996 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::0 99774969 46.18% 46.18% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::1 35667629 16.51% 62.68% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::2 19281907 8.92% 71.61% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::3 16238513 7.52% 79.12% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::4 11569134 5.35% 84.48% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::5 7732170 3.58% 88.06% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::6 5922846 2.74% 90.80% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::7 3851417 1.78% 92.58% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::8 16035403 7.42% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::total 216073988 # Number of insts commited each cycle
system.cpu.commit.COM:count 398664587 # Number of instructions committed
system.cpu.commit.COM:fp_insts 155295106 # Number of committed floating point instructions.
system.cpu.commit.COM:function_calls 8007752 # Number of function calls committed.
system.cpu.commit.COM:int_insts 316365844 # Number of committed integer instructions.
system.cpu.commit.COM:loads 94754489 # Number of loads committed
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
system.cpu.commit.COM:refs 168275218 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 5219312 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 398664587 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 56265161 # The number of squashed insts skipped by commit
system.cpu.committedInsts 375574812 # Number of Instructions Simulated
system.cpu.committedInsts_total 375574812 # Number of Instructions Simulated
system.cpu.cpi 0.601812 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.601812 # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses 4 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_hits 4 # number of LoadLockedReq hits
system.cpu.dcache.ReadReq_accesses 93199835 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33131.956912 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31878.172589 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 93198164 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 55363500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.000018 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 1671 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 686 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 31400000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000011 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 985 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 73520729 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 30218.957186 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35474.663747 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 73502931 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 537837000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.000242 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 17798 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 14601 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 113412500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000043 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 3197 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 39861.573171 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 166720564 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 30468.976321 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34627.570540 # average overall mshr miss latency
system.cpu.dcache.demand_hits 166701095 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 593200500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.000117 # miss rate for demand accesses
system.cpu.dcache.demand_misses 19469 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 15287 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 144812500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 4182 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0 0.803985 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 3293.121210 # Average occupied blocks per context
system.cpu.dcache.overall_accesses 166720564 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 30468.976321 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34627.570540 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 166701095 # number of overall hits
system.cpu.dcache.overall_miss_latency 593200500 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.000117 # miss rate for overall accesses
system.cpu.dcache.overall_misses 19469 # number of overall misses
system.cpu.dcache.overall_mshr_hits 15287 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 144812500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 4182 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 786 # number of replacements
system.cpu.dcache.sampled_refs 4182 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 3293.121210 # Cycle average of tags in use
system.cpu.dcache.total_refs 166701099 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 664 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 5613634 # Number of cycles decode is blocked
system.cpu.decode.DECODE:BranchMispred 4438 # Number of times decode detected a branch misprediction
system.cpu.decode.DECODE:BranchResolved 10679460 # Number of times decode resolved a branch
system.cpu.decode.DECODE:DecodedInsts 490538381 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 118863884 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 90994213 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 9813191 # Number of cycles decode is squashing
system.cpu.decode.DECODE:SquashedInsts 13275 # Number of squashed instructions handled by decode
system.cpu.decode.DECODE:UnblockCycles 602257 # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses 183645342 # DTB accesses
system.cpu.dtb.data_acv 48603 # DTB access violations
system.cpu.dtb.data_hits 183566296 # DTB hits
system.cpu.dtb.data_misses 79046 # DTB misses
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.read_accesses 103678274 # DTB read accesses
system.cpu.dtb.read_acv 48603 # DTB read access violations
system.cpu.dtb.read_hits 103600815 # DTB read hits
system.cpu.dtb.read_misses 77459 # DTB read misses
system.cpu.dtb.write_accesses 79967068 # DTB write accesses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_hits 79965481 # DTB write hits
system.cpu.dtb.write_misses 1587 # DTB write misses
system.cpu.fetch.Branches 56786170 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 58423687 # Number of cache lines fetched
system.cpu.fetch.Cycles 93710532 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 1318185 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 502037270 # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles 304 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles 5229387 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.251238 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 58423687 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 41692920 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 2.221154 # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples 225887179 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.222513 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.113255 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 132176647 58.51% 58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 9507177 4.21% 62.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 8947595 3.96% 66.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6461834 2.86% 69.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 13588400 6.02% 75.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 8169586 3.62% 79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 6674990 2.96% 82.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 2889669 1.28% 83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 37471281 16.59% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 225887179 # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads 159270832 # number of floating regfile reads
system.cpu.fp_regfile_writes 104392422 # number of floating regfile writes
system.cpu.icache.ReadReq_accesses 58423687 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 32309.424084 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 30830.816483 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 58418912 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 154277500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000082 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 4775 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 868 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 120456000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000067 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 3907 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.avg_refs 14952.370617 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 58423687 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 32309.424084 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 30830.816483 # average overall mshr miss latency
system.cpu.icache.demand_hits 58418912 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 154277500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000082 # miss rate for demand accesses
system.cpu.icache.demand_misses 4775 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 868 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 120456000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000067 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 3907 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.occ_%::0 0.890605 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 1823.959859 # Average occupied blocks per context
system.cpu.icache.overall_accesses 58423687 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 32309.424084 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 30830.816483 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 58418912 # number of overall hits
system.cpu.icache.overall_miss_latency 154277500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000082 # miss rate for overall accesses
system.cpu.icache.overall_misses 4775 # number of overall misses
system.cpu.icache.overall_mshr_hits 868 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 120456000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000067 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 3907 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 1986 # number of replacements
system.cpu.icache.sampled_refs 3907 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1823.959859 # Cycle average of tags in use
system.cpu.icache.total_refs 58418912 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 138291 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 48687009 # Number of branches executed
system.cpu.iew.EXEC:nop 26082950 # number of nop insts executed
system.cpu.iew.EXEC:rate 1.805331 # Inst execution rate
system.cpu.iew.EXEC:refs 183693980 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 79967080 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 258989364 # num instructions consuming a value
system.cpu.iew.WB:count 404042671 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.726642 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 188192474 # num instructions producing a value
system.cpu.iew.WB:rate 1.787598 # insts written-back per cycle
system.cpu.iew.WB:sent 405020447 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 5625617 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 1911401 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 106982646 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 239 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 6012421 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 86376940 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 454930236 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 103726900 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 9802128 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 408050842 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 63 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 51 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 9813191 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 192371 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 10208559 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 208520 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 5629 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 192417 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 12228157 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 12856211 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 5629 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 886790 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 4738827 # Number of branches that were predicted taken incorrectly
system.cpu.int_regfile_reads 406883956 # number of integer regfile reads
system.cpu.int_regfile_writes 173490032 # number of integer regfile writes
system.cpu.ipc 1.661648 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.661648 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntAlu 165161738 39.53% 39.53% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntMult 2124398 0.51% 40.04% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 40.04% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatAdd 33524704 8.02% 48.07% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCmp 7711996 1.85% 49.91% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCvt 2967896 0.71% 50.62% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatMult 16674434 3.99% 54.61% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatDiv 1571336 0.38% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 54.99% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemRead 105669831 25.29% 80.28% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemWrite 82413056 19.72% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::total 417852970 # Type of FU issued
system.cpu.iq.ISSUE:fu_busy_cnt 10358398 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.024790 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntAlu 4298 0.04% 0.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatAdd 768 0.01% 0.05% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCmp 7 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCvt 10130 0.10% 0.15% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatMult 1743113 16.83% 16.97% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatDiv 627758 6.06% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 23.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemRead 5427565 52.40% 75.43% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemWrite 2544759 24.57% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:issued_per_cycle::samples 225887179 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::mean 1.849830 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.928832 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::0 80384230 35.59% 35.59% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::1 40475639 17.92% 53.50% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::2 30160734 13.35% 66.86% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::3 26305410 11.65% 78.50% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::4 21278104 9.42% 87.92% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::5 14868616 6.58% 94.50% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::6 9130443 4.04% 98.55% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::7 2370545 1.05% 99.60% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::8 913458 0.40% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::total 225887179 # Number of insts issued each cycle
system.cpu.iq.ISSUE:rate 1.848699 # Inst issue rate
system.cpu.iq.fp_alu_accesses 175354000 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 344883249 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 164390765 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 192579711 # Number of floating instruction queue writes
system.cpu.iq.int_alu_accesses 252823787 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 727796795 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 239651906 # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes 283872417 # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded 428847047 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 417852970 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 239 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 47599271 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 728527 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 24 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 28893091 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.fetch_accesses 58423991 # ITB accesses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_hits 58423687 # ITB hits
system.cpu.itb.fetch_misses 304 # ITB misses
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses 3201 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34604.558495 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31458.559133 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 64 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency 108554500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.980006 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 3137 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 98685500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.980006 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 3137 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 4888 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 34349.065531 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31163.354625 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 661 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 145193500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.864771 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 4227 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 131727500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.864771 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 4227 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 664 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 664 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 0.153637 # Average number of references to valid blocks.
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 8089 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 34457.903313 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31289.109180 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 725 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 253748000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.910372 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 7364 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 230413000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.910372 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 7364 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.occ_%::0 0.108576 # Average percentage of cache occupancy
system.cpu.l2cache.occ_%::1 0.011590 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 3557.826949 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 379.777727 # Average occupied blocks per context
system.cpu.l2cache.overall_accesses 8089 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34457.903313 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31289.109180 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 725 # number of overall hits
system.cpu.l2cache.overall_miss_latency 253748000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.910372 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 7364 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 230413000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.910372 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 7364 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 14 # number of replacements
system.cpu.l2cache.sampled_refs 4771 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 3937.604676 # Cycle average of tags in use
system.cpu.l2cache.total_refs 733 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.memDep0.conflictingLoads 7819910 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 6085624 # Number of conflicting stores.
system.cpu.memDep0.insertedLoads 106982646 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 86376940 # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads 350572 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.numCycles 226025470 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.rename.RENAME:BlockCycles 3360184 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 259532333 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 311 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 122116498 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 1529212 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:ROBFullEvents 2 # Number of times rename has blocked due to ROB full
system.cpu.rename.RENAME:RenameLookups 625408393 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 477751875 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 306658733 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 88296359 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 9813191 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 1960754 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 47126400 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:fp_rename_lookups 292973848 # Number of floating rename lookups
system.cpu.rename.RENAME:int_rename_lookups 332434545 # Number of integer rename lookups
system.cpu.rename.RENAME:serializeStallCycles 340193 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 36156 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 5383709 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 253 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 654965356 # The number of ROB reads
system.cpu.rob.rob_writes 919674888 # The number of ROB writes
system.cpu.timesIdled 3011 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 215 # Number of system calls
---------- End Simulation Statistics ----------
|
