blob: 4a7021e3982a839268e27db38b8613559e723e09 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.643203 # Number of seconds simulated
sim_ticks 643202937500 # Number of ticks simulated
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 118321 # Simulator instruction rate (inst/s)
host_tick_rate 41745715 # Simulator tick rate (ticks/s)
host_mem_usage 258992 # Number of bytes of host memory used
host_seconds 15407.64 # Real time elapsed on the host
sim_insts 1823043370 # Number of instructions simulated
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 521221532 # DTB read hits
system.cpu.dtb.read_misses 658922 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 521880454 # DTB read accesses
system.cpu.dtb.write_hits 283840599 # DTB write hits
system.cpu.dtb.write_misses 53844 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 283894443 # DTB write accesses
system.cpu.dtb.data_hits 805062131 # DTB hits
system.cpu.dtb.data_misses 712766 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 805774897 # DTB accesses
system.cpu.itb.fetch_hits 397823764 # ITB hits
system.cpu.itb.fetch_misses 725 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 397824489 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 39 # Number of system calls
system.cpu.numCycles 1286405876 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 405275257 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 268833866 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 28893642 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 333881027 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 271480389 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 61000600 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 7280 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 414544439 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 3356501340 # Number of instructions fetch has processed
system.cpu.fetch.Branches 405275257 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 332480989 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 645561828 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 165819576 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 89727975 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 144 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 8688 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 397823764 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 11262885 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1286279412 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.609465 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.137305 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 640717584 49.81% 49.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 58299040 4.53% 54.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 45001912 3.50% 57.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 73771739 5.74% 63.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 133047831 10.34% 73.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 43938688 3.42% 77.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 44398585 3.45% 80.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 8225279 0.64% 81.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 238878754 18.57% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1286279412 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.315045 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.609209 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 450708217 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 71469346 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 618883502 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 8794467 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 136423880 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 31952374 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 12567 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 3256988723 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 46034 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 136423880 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 480780652 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 28986921 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 25443 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 596262671 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 43799845 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 3155534506 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 361 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 750713 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 36610303 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2106671791 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3701604314 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3589409458 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 112194856 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 721702721 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 4177 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 80 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 124087461 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 734648354 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 345535584 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 65345430 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 8881163 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2648024906 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 73 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 2157432904 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 17936053 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 824509507 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 785295716 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 34 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1286279412 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.677266 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.768750 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 465105327 36.16% 36.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 230071053 17.89% 54.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 242758793 18.87% 72.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 128578664 10.00% 82.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 105900340 8.23% 91.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 71932968 5.59% 96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 23608439 1.84% 98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 15399185 1.20% 99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2924643 0.23% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1286279412 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 19331 0.06% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 21353871 65.69% 65.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 11133961 34.25% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 2752 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1239877099 57.47% 57.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 16703 0.00% 57.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 27850919 1.29% 58.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 8254688 0.38% 59.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 7204646 0.33% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 584763483 27.10% 86.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 289462610 13.42% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 2157432904 # Type of FU issued
system.cpu.iq.rate 1.677101 # Inst issue rate
system.cpu.iq.fu_busy_cnt 32507163 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.015068 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5503111685 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3393642997 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1992487598 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 148476751 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 78968549 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 72622879 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2114296007 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 75641308 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 68640915 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 223578328 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 1131278 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 78241 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 134740688 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 4435 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 21 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 136423880 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 3817759 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 203214 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 3011242942 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 2752328 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 734648354 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 345535584 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 73 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 131783 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4925 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 78241 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 30717052 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 905851 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 31622903 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 2068736315 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 521880619 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 88696589 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 363217963 # number of nop insts executed
system.cpu.iew.exec_refs 805775787 # number of memory reference insts executed
system.cpu.iew.exec_branches 280804576 # Number of branches executed
system.cpu.iew.exec_stores 283895168 # Number of stores executed
system.cpu.iew.exec_rate 1.608152 # Inst execution rate
system.cpu.iew.wb_sent 2067101811 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 2065110477 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1176977005 # num instructions producing a value
system.cpu.iew.wb_consumers 1742514296 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.605334 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.675448 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 2008987604 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 985541279 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 39 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 28881185 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1149855532 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.747165 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.514043 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 542912132 47.22% 47.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 216611408 18.84% 66.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 119775528 10.42% 76.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 61140403 5.32% 81.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 44127401 3.84% 85.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 24962604 2.17% 87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 19277030 1.68% 89.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 15973081 1.39% 90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 105075945 9.14% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1149855532 # Number of insts commited each cycle
system.cpu.commit.count 2008987604 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 721864922 # Number of memory references committed
system.cpu.commit.loads 511070026 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 266706457 # Number of branches committed
system.cpu.commit.fp_insts 71824891 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1778941351 # Number of committed integer instructions.
system.cpu.commit.function_calls 39955347 # Number of function calls committed.
system.cpu.commit.bw_lim_events 105075945 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 4033672060 # The number of ROB reads
system.cpu.rob.rob_writes 6125668302 # The number of ROB writes
system.cpu.timesIdled 3523 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 126464 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1823043370 # Number of Instructions Simulated
system.cpu.committedInsts_total 1823043370 # Number of Instructions Simulated
system.cpu.cpi 0.705636 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.705636 # CPI: Total CPI of All Threads
system.cpu.ipc 1.417160 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.417160 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 2632175047 # number of integer regfile reads
system.cpu.int_regfile_writes 1493512495 # number of integer regfile writes
system.cpu.fp_regfile_reads 77824339 # number of floating regfile reads
system.cpu.fp_regfile_writes 52831274 # number of floating regfile writes
system.cpu.misc_regfile_reads 1 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 8247 # number of replacements
system.cpu.icache.tagsinuse 1649.560479 # Cycle average of tags in use
system.cpu.icache.total_refs 397812655 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 9954 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 39965.104983 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 1649.560479 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.805449 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 397812655 # number of ReadReq hits
system.cpu.icache.demand_hits 397812655 # number of demand (read+write) hits
system.cpu.icache.overall_hits 397812655 # number of overall hits
system.cpu.icache.ReadReq_misses 11109 # number of ReadReq misses
system.cpu.icache.demand_misses 11109 # number of demand (read+write) misses
system.cpu.icache.overall_misses 11109 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 182768000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 182768000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 182768000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 397823764 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 397823764 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 397823764 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000028 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.000028 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.000028 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 16452.245927 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 16452.245927 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 16452.245927 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 1154 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 1154 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 1154 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 9955 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 9955 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 9955 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 119824500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 119824500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 119824500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000025 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 12036.614766 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 12036.614766 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 12036.614766 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1527589 # number of replacements
system.cpu.dcache.tagsinuse 4095.113908 # Cycle average of tags in use
system.cpu.dcache.total_refs 660891120 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1531685 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 431.479789 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 255450000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 4095.113908 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.999784 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 450647870 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 210243240 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits 10 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits 660891110 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 660891110 # number of overall hits
system.cpu.dcache.ReadReq_misses 1928288 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 551656 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses 2479944 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 2479944 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 71428228500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 20878086491 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency 59000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency 92306314991 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 92306314991 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 452576158 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 210794896 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses 12 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 663371054 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 663371054 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.004261 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.002617 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate 0.166667 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate 0.003738 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.003738 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 37042.303069 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 37846.205771 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency 29500 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 37221.128780 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 37221.128780 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 79500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 20500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 14 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 5678.571429 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 20500 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 107322 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 468211 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 480049 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits 1 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits 948260 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 948260 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 1460077 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 71607 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses 1531684 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 1531684 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 49926913500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 2493150500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency 35000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 52420064000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 52420064000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.003226 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000340 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate 0.083333 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.002309 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.002309 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34194.712676 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 34817.133800 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 35000 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34223.811178 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34223.811178 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1480632 # number of replacements
system.cpu.l2cache.tagsinuse 31936.096319 # Cycle average of tags in use
system.cpu.l2cache.total_refs 63580 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 1513319 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.042014 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 28877.574420 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 3058.521899 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.881274 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.093339 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 55956 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 107322 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits 4752 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 60708 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 60708 # number of overall hits
system.cpu.l2cache.ReadReq_misses 1414077 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses 66855 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 1480932 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 1480932 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 48498416000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 2349022500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 50847438500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 50847438500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 1470033 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 107322 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 71607 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 1541640 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 1541640 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.961936 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.933638 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.960621 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.960621 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34296.870680 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 35136.078079 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34334.755748 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34334.755748 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 37500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 5 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 7500 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 66898 # number of writebacks
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 1414077 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 66855 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 1480932 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 1480932 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 43837572000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 2147697500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 45985269500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 45985269500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.961936 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.933638 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.960621 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.960621 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.838002 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 32124.710194 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31051.573941 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31051.573941 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
