summaryrefslogtreecommitdiff
path: root/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/simout
blob: 38b60786d96daae1f00232d92e55d09b6bab1aa6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Jan 24 2011 21:05:28
M5 revision Unknown
M5 started Jan 24 2011 21:53:14
M5 executing on m55-002.pool
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
Exiting @ tick 43686968500 because halt instruction encountered