blob: 50e06cc2a563595cae2a5a9277fe356e4a4cf632 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
|
---------- Begin Simulation Statistics ----------
host_inst_rate 252526 # Simulator instruction rate (inst/s)
host_mem_usage 223792 # Number of bytes of host memory used
host_seconds 398.51 # Real time elapsed on the host
host_tick_rate 100102950 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 100633305 # Number of instructions simulated
sim_seconds 0.039892 # Number of seconds simulated
sim_ticks 39891736000 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.BTBHits 9865367 # Number of BTB hits
system.cpu.BPredUnit.BTBLookups 15339513 # Number of BTB lookups
system.cpu.BPredUnit.RASInCorrect 176572 # Number of incorrect RAS predictions.
system.cpu.BPredUnit.condIncorrect 830445 # Number of conditional branches incorrect
system.cpu.BPredUnit.condPredicted 11914381 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 18227498 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 1851553 # Number of times the RAS was used to get a target.
system.cpu.commit.branchMispredicts 800437 # The number of times a branch was mispredicted
system.cpu.commit.branches 13669912 # Number of branches committed
system.cpu.commit.bw_lim_events 2877364 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.commitCommittedInsts 100638857 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 700914 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 13588852 # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples 76617428 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.313524 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.896154 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 34018334 44.40% 44.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 22269182 29.07% 73.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 6570057 8.58% 82.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 4759391 6.21% 88.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 3903161 5.09% 93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1377879 1.80% 95.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 463983 0.61% 95.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 378077 0.49% 96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 2877364 3.76% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 76617428 # Number of insts commited each cycle
system.cpu.commit.count 100638857 # Number of instructions committed
system.cpu.commit.fp_insts 56 # Number of committed floating point instructions.
system.cpu.commit.function_calls 1679850 # Number of function calls committed.
system.cpu.commit.int_insts 91477923 # Number of committed integer instructions.
system.cpu.commit.loads 27308393 # Number of loads committed
system.cpu.commit.membars 15920 # Number of memory barriers committed
system.cpu.commit.refs 47865415 # Number of memory references committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.committedInsts 100633305 # Number of Instructions Simulated
system.cpu.committedInsts_total 100633305 # Number of Instructions Simulated
system.cpu.cpi 0.792814 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.792814 # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses 18795 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency 13515.151515 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 35500 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits 18762 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency 446000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate 0.001756 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses 33 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits 32 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_miss_latency 35500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate 0.000053 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses 26949457 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22750.430442 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18884.806074 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 26845494 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 2365203000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.003858 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 103963 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 49303 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 1032243500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.002028 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 54660 # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses 17203 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits 17203 # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 32591.489503 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 34153.863424 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 18304057 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 50381358500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.077877 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 1545844 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 1438944 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 3651048000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.005385 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 106900 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 22000 # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 279.703475 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 22000 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 46799358 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 31971.352710 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 28987.939465 # average overall mshr miss latency
system.cpu.dcache.demand_hits 45149551 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 52746561500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.035253 # miss rate for demand accesses
system.cpu.dcache.demand_misses 1649807 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 1488247 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 4683291500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.003452 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 161560 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.occ_blocks::0 4075.453819 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.994984 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 46799358 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 31971.352710 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 28987.939465 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 45149551 # number of overall hits
system.cpu.dcache.overall_miss_latency 52746561500 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.035253 # miss rate for overall accesses
system.cpu.dcache.overall_misses 1649807 # number of overall misses
system.cpu.dcache.overall_mshr_hits 1488247 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 4683291500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.003452 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 161560 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 157452 # number of replacements
system.cpu.dcache.sampled_refs 161548 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4075.453819 # Cycle average of tags in use
system.cpu.dcache.total_refs 45185537 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 327416000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 123381 # number of writebacks
system.cpu.decode.BlockedCycles 28767889 # Number of cycles decode is blocked
system.cpu.decode.BranchMispred 93628 # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved 3727749 # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts 120621461 # Number of instructions handled by decode
system.cpu.decode.IdleCycles 25476849 # Number of cycles decode is idle
system.cpu.decode.RunCycles 21756774 # Number of cycles decode is running
system.cpu.decode.SquashCycles 2130394 # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts 323992 # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles 615915 # Number of cycles decode is unblocking
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.fetch.Branches 18227498 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 11770565 # Number of cache lines fetched
system.cpu.fetch.Cycles 22825886 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 173702 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 89192210 # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles 72 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles 899278 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.228462 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 11770565 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 11716920 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.117928 # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples 78747821 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.567287 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.842624 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 55936810 71.03% 71.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2349634 2.98% 74.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 2668515 3.39% 77.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 2236984 2.84% 80.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 1645406 2.09% 82.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1774436 2.25% 84.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 998371 1.27% 85.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1522539 1.93% 87.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 9615126 12.21% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 78747821 # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads 90 # number of floating regfile reads
system.cpu.fp_regfile_writes 71 # number of floating regfile writes
system.cpu.icache.ReadReq_accesses 11770565 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 12757.129371 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 9282.013745 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 11745142 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 324324500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.002160 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 25423 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 832 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 228254000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.002089 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 24591 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.avg_refs 477.833279 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 11770565 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 12757.129371 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 9282.013745 # average overall mshr miss latency
system.cpu.icache.demand_hits 11745142 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 324324500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.002160 # miss rate for demand accesses
system.cpu.icache.demand_misses 25423 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 832 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 228254000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.002089 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 24591 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.occ_blocks::0 1793.424749 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.875696 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 11770565 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 12757.129371 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 9282.013745 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 11745142 # number of overall hits
system.cpu.icache.overall_miss_latency 324324500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.002160 # miss rate for overall accesses
system.cpu.icache.overall_misses 25423 # number of overall misses
system.cpu.icache.overall_mshr_hits 832 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 228254000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.002089 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 24591 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 22549 # number of replacements
system.cpu.icache.sampled_refs 24580 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1793.424749 # Cycle average of tags in use
system.cpu.icache.total_refs 11745142 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 1035652 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts 874742 # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches 14732348 # Number of branches executed
system.cpu.iew.exec_nop 77233 # number of nop insts executed
system.cpu.iew.exec_rate 1.323750 # Inst execution rate
system.cpu.iew.exec_refs 49299625 # number of memory reference insts executed
system.cpu.iew.exec_stores 21011299 # Number of stores executed
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.iewBlockCycles 976865 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 29744817 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 738677 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 687790 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 22207815 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 114301833 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 28288326 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 931089 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 105613393 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 6026 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 6915 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 2130394 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 55938 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 7 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 1108085 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 2818 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 8523 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 41 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 2436412 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 1650781 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 8523 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 227397 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 647345 # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers 107738460 # num instructions consuming a value
system.cpu.iew.wb_count 105037825 # cumulative count of insts written-back
system.cpu.iew.wb_fanout 0.490563 # average fanout of values written-back
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.wb_producers 52852456 # num instructions producing a value
system.cpu.iew.wb_rate 1.316536 # insts written-back per cycle
system.cpu.iew.wb_sent 105209239 # cumulative count of insts sent to commit
system.cpu.int_regfile_reads 252839831 # number of integer regfile reads
system.cpu.int_regfile_writes 78127703 # number of integer regfile writes
system.cpu.ipc 1.261330 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.261330 # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 56712642 53.23% 53.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 95301 0.09% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 11 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 1 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 8 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 53.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 28583241 26.83% 80.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 21153285 19.85% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 106544489 # Type of FU issued
system.cpu.iq.fp_alu_accesses 82 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 160 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 68 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 144 # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt 1792992 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.016829 # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 49061 2.74% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1439096 80.26% 83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 304835 17.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses 108337399 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 293735316 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 105037757 # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes 127630070 # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded 113468820 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 106544489 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 755780 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 13400232 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 105692 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 54866 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 21923544 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples 78747821 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.352983 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.550711 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 30449549 38.67% 38.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 20272773 25.74% 64.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 12837785 16.30% 80.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 6496976 8.25% 88.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4874072 6.19% 95.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2197331 2.79% 97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 925872 1.18% 99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 480661 0.61% 99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 212802 0.27% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 78747821 # Number of insts issued each cycle
system.cpu.iq.rate 1.335421 # Inst issue rate
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses 106889 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34386.744639 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31232.309942 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 4289 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency 3528080000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.959874 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 102600 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 3204435000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.959874 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 102600 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 79238 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 34336.176999 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31108.810299 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 46944 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 1108852500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.407557 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 32294 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_hits 59 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_miss_latency 1002792500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.406812 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 32235 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 12 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits 4 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_rate 0.666667 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses 8 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 248000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.666667 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses 8 # number of UpgradeReq MSHR misses
system.cpu.l2cache.Writeback_accesses 123381 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 123381 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 0.515289 # Average number of references to valid blocks.
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 186127 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 34374.638605 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31202.784885 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 51233 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 4636932500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.724742 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 134894 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 59 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 4207227500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.724425 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 134835 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.occ_blocks::0 2296.436358 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 16005.968558 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.070082 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.488463 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 186127 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34374.638605 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31202.784885 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 51233 # number of overall hits
system.cpu.l2cache.overall_miss_latency 4636932500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.724742 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 134894 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 59 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 4207227500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.724425 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 134835 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 114581 # number of replacements
system.cpu.l2cache.sampled_refs 133428 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 18302.404916 # Cycle average of tags in use
system.cpu.l2cache.total_refs 68754 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 88457 # number of writebacks
system.cpu.memDep0.conflictingLoads 15454792 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 13946617 # Number of conflicting stores.
system.cpu.memDep0.insertedLoads 29744817 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 22207815 # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads 146355254 # number of misc regfile reads
system.cpu.misc_regfile_writes 34408 # number of misc regfile writes
system.cpu.numCycles 79783473 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.rename.BlockCycles 2921057 # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps 75878617 # Number of HB maps that are committed
system.cpu.rename.IQFullEvents 205954 # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles 27124909 # Number of cycles rename is idle
system.cpu.rename.LSQFullEvents 2993782 # Number of times rename has blocked due to LSQ full
system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups 315599119 # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts 118180992 # Number of instructions processed by rename
system.cpu.rename.RenamedOperands 90551096 # Number of destination operands rename has renamed
system.cpu.rename.RunCycles 20607135 # Number of cycles rename is running
system.cpu.rename.SquashCycles 2130394 # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles 4279204 # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps 14672443 # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups 83429 # Number of floating rename lookups
system.cpu.rename.int_rename_lookups 315515690 # Number of integer rename lookups
system.cpu.rename.serializeStallCycles 21685122 # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts 759000 # count of serializing insts renamed
system.cpu.rename.skidInsts 12013897 # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts 759711 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 187942474 # The number of ROB reads
system.cpu.rob.rob_writes 230588533 # The number of ROB writes
system.cpu.timesIdled 60808 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.num_syscalls 1946 # Number of system calls
---------- End Simulation Statistics ----------
|
