blob: bc6866525e29467cc56300a1f968ff507e6d39bb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
|
---------- Begin Simulation Statistics ----------
global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
global.BPredUnit.BTBHits 1060300638 # Number of BTB hits
global.BPredUnit.BTBLookups 1075264664 # Number of BTB lookups
global.BPredUnit.RASInCorrect 132 # Number of incorrect RAS predictions.
global.BPredUnit.condIncorrect 20658855 # Number of conditional branches incorrect
global.BPredUnit.condPredicted 1028649695 # Number of conditional branches predicted
global.BPredUnit.lookups 1098978166 # Number of BP lookups
global.BPredUnit.usedRAS 20738311 # Number of times the RAS was used to get a target.
host_inst_rate 28281 # Simulator instruction rate (inst/s)
host_mem_usage 1256892 # Number of bytes of host memory used
host_seconds 61385.49 # Real time elapsed on the host
host_tick_rate 405833 # Simulator tick rate (ticks/s)
memdepunit.memDep.conflictingLoads 114920109 # Number of conflicting loads.
memdepunit.memDep.conflictingStores 60881817 # Number of conflicting stores.
memdepunit.memDep.insertedLoads 938731548 # Number of loads inserted to the mem dependence unit.
memdepunit.memDep.insertedStores 389309694 # Number of stores inserted to the mem dependence unit.
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1736043781 # Number of instructions simulated
sim_seconds 0.024912 # Number of seconds simulated
sim_ticks 24912272090 # Number of ticks simulated
system.cpu.commit.COM:branches 214632552 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 72343657 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle.samples 5678957793
system.cpu.commit.COM:committed_per_cycle.min_value 0
0 5103057521 8985.90%
1 193842571 341.33%
2 126727829 223.15%
3 63255233 111.39%
4 47590442 83.80%
5 34302037 60.40%
6 22774532 40.10%
7 15063971 26.53%
8 72343657 127.39%
system.cpu.commit.COM:committed_per_cycle.max_value 8
system.cpu.commit.COM:committed_per_cycle.end_dist
system.cpu.commit.COM:count 1819780126 # Number of instructions committed
system.cpu.commit.COM:loads 445666361 # Number of loads committed
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
system.cpu.commit.COM:refs 606571343 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 20658355 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 1819780126 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 29 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 3012390712 # The number of squashed insts skipped by commit
system.cpu.committedInsts 1736043781 # Number of Instructions Simulated
system.cpu.committedInsts_total 1736043781 # Number of Instructions Simulated
system.cpu.cpi 14.350025 # CPI: Cycles Per Instruction
system.cpu.cpi_total 14.350025 # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses 466176479 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 5764.172372 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 5678.042412 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 454097633 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 69624550394 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.025910 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 12078846 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 4784670 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 41416640690 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.015647 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 7294176 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 11148.179412 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 14223.476157 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 157574910 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 35156809407 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.019621 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 3153592 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 1270515 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 26783900812 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.011716 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 1883077 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs 972.020892 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets 2881.979981 # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 66.650940 # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs 659829 # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets 896062 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs 641367573 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets 2582432746 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 626904981 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 6878.830546 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 7431.476663 # average overall mshr miss latency
system.cpu.dcache.demand_hits 611672543 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 104781359801 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.024298 # miss rate for demand accesses
system.cpu.dcache.demand_misses 15232438 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 6055185 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 68200541502 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.014639 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 9177253 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses 626904981 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 6878.830546 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 7431.476663 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 611672543 # number of overall hits
system.cpu.dcache.overall_miss_latency 104781359801 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.024298 # miss rate for overall accesses
system.cpu.dcache.overall_misses 15232438 # number of overall misses
system.cpu.dcache.overall_mshr_hits 6055185 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 68200541502 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.014639 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 9177253 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu.dcache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu.dcache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu.dcache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.dcache.replacements 9173157 # number of replacements
system.cpu.dcache.sampled_refs 9177253 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4093.061614 # Cycle average of tags in use
system.cpu.dcache.total_refs 611672543 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 39716000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 2244715 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 3168036062 # Number of cycles decode is blocked
system.cpu.decode.DECODE:BranchMispred 511 # Number of times decode detected a branch misprediction
system.cpu.decode.DECODE:BranchResolved 48557069 # Number of times decode resolved a branch
system.cpu.decode.DECODE:DecodedInsts 6641345328 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 1298412925 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 1202046298 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 501929792 # Number of cycles decode is squashing
system.cpu.decode.DECODE:SquashedInsts 1629 # Number of squashed instructions handled by decode
system.cpu.decode.DECODE:UnblockCycles 10462509 # Number of cycles decode is unblocking
system.cpu.fetch.Branches 1098978166 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 541280485 # Number of cache lines fetched
system.cpu.fetch.Cycles 1955627258 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 11328270 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 7938391391 # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles 242391708 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.177803 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 541280485 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 1081038949 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.284345 # Number of inst fetches per cycle
system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist.samples 6180887586
system.cpu.fetch.rateDist.min_value 0
0 4766540797 7711.74%
1 80764415 130.67%
2 63598055 102.89%
3 58203597 94.17%
4 424384465 686.61%
5 69131012 111.85%
6 94422767 152.77%
7 44649271 72.24%
8 579193207 937.07%
system.cpu.fetch.rateDist.max_value 8
system.cpu.fetch.rateDist.end_dist
system.cpu.icache.ReadReq_accesses 541280484 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 5378.819380 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 4616.750831 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 541279194 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 6938677 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 1290 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 387 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 4168926 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 903 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets 4207.523810 # average number of cycles each access was blocked
system.cpu.icache.avg_refs 599423.249169 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 21 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 88358 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 541280484 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 5378.819380 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 4616.750831 # average overall mshr miss latency
system.cpu.icache.demand_hits 541279194 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 6938677 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_misses 1290 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 387 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 4168926 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 903 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 541280484 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 5378.819380 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 4616.750831 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 541279194 # number of overall hits
system.cpu.icache.overall_miss_latency 6938677 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_misses 1290 # number of overall misses
system.cpu.icache.overall_mshr_hits 387 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 4168926 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 903 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.icache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu.icache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu.icache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu.icache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.icache.replacements 1 # number of replacements
system.cpu.icache.sampled_refs 903 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 716.132429 # Cycle average of tags in use
system.cpu.icache.total_refs 541279194 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 18731384505 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 250098653 # Number of branches executed
system.cpu.iew.EXEC:nop 147895912 # number of nop insts executed
system.cpu.iew.EXEC:rate 0.440971 # Inst execution rate
system.cpu.iew.EXEC:refs 918923683 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 177016651 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 1839076786 # num instructions consuming a value
system.cpu.iew.WB:count 2471794731 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.797100 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 1465928228 # num instructions producing a value
system.cpu.iew.WB:rate 0.399909 # insts written-back per cycle
system.cpu.iew.WB:sent 2475054397 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 21956654 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 2471410228 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 938731548 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 45 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 111073783 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 389309694 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 4831881465 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 741907032 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 286170200 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 2725595031 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 1536928 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 161620 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 501929792 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 6153373 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 8 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 233590575 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 41593346 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 516978 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 47985 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 8 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 493065187 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 228404712 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 47985 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 726441 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 21230213 # Number of branches that were predicted taken incorrectly
system.cpu.ipc 0.069686 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.069686 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0 3011765231 # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.start_dist
(null) 0 0.00% # Type of FU issued
IntAlu 1970711875 65.43% # Type of FU issued
IntMult 679 0.00% # Type of FU issued
IntDiv 0 0.00% # Type of FU issued
FloatAdd 206 0.00% # Type of FU issued
FloatCmp 15 0.00% # Type of FU issued
FloatCvt 146 0.00% # Type of FU issued
FloatMult 12 0.00% # Type of FU issued
FloatDiv 24 0.00% # Type of FU issued
FloatSqrt 0 0.00% # Type of FU issued
MemRead 862446019 28.64% # Type of FU issued
MemWrite 178606255 5.93% # Type of FU issued
IprAccess 0 0.00% # Type of FU issued
InstPrefetch 0 0.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.end_dist
system.cpu.iq.ISSUE:fu_busy_cnt 11307551 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.003754 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full.start_dist
(null) 0 0.00% # attempts to use FU when none available
IntAlu 509990 4.51% # attempts to use FU when none available
IntMult 0 0.00% # attempts to use FU when none available
IntDiv 0 0.00% # attempts to use FU when none available
FloatAdd 0 0.00% # attempts to use FU when none available
FloatCmp 0 0.00% # attempts to use FU when none available
FloatCvt 0 0.00% # attempts to use FU when none available
FloatMult 0 0.00% # attempts to use FU when none available
FloatDiv 0 0.00% # attempts to use FU when none available
FloatSqrt 0 0.00% # attempts to use FU when none available
MemRead 9173598 81.13% # attempts to use FU when none available
MemWrite 1623963 14.36% # attempts to use FU when none available
IprAccess 0 0.00% # attempts to use FU when none available
InstPrefetch 0 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full.end_dist
system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle.samples 6180887586
system.cpu.iq.ISSUE:issued_per_cycle.min_value 0
0 4878979324 7893.65%
1 360055339 582.53%
2 481197713 778.53%
3 280796976 454.30%
4 94854448 153.46%
5 50760526 82.12%
6 26723872 43.24%
7 6795220 10.99%
8 724168 1.17%
system.cpu.iq.ISSUE:issued_per_cycle.max_value 8
system.cpu.iq.ISSUE:issued_per_cycle.end_dist
system.cpu.iq.ISSUE:rate 0.487271 # Inst issue rate
system.cpu.iq.iqInstsAdded 4683985508 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 3011765231 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 45 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 2916477755 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 6096386 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 16 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 3050829124 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.l2cache.ReadReq_accesses 9178154 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 7336.712513 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2076.036854 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 7008989 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 15914539999 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.236340 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 2169165 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 4503266483 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.236340 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 2169165 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 2244715 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 2215400 # number of Writeback hits
system.cpu.l2cache.Writeback_miss_rate 0.013060 # miss rate for Writeback accesses
system.cpu.l2cache.Writeback_misses 29315 # number of Writeback misses
system.cpu.l2cache.Writeback_mshr_miss_rate 0.013060 # mshr miss rate for Writeback accesses
system.cpu.l2cache.Writeback_mshr_misses 29315 # number of Writeback MSHR misses
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 4.252507 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 9178154 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 7336.712513 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 2076.036854 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 7008989 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 15914539999 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.236340 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 2169165 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 4503266483 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.236340 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 2169165 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 11422869 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 7238.883228 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 2076.036854 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 9224389 # number of overall hits
system.cpu.l2cache.overall_miss_latency 15914539999 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.192463 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 2198480 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 4503266483 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.189897 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 2169165 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu.l2cache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu.l2cache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.l2cache.replacements 2136397 # number of replacements
system.cpu.l2cache.sampled_refs 2169165 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 32623.472165 # Cycle average of tags in use
system.cpu.l2cache.total_refs 9224389 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 520424000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 1039341 # number of writebacks
system.cpu.numCycles 6180887586 # number of cpu cycles simulated
system.cpu.rename.RENAME:BlockCycles 2894504060 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 1376202963 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 6511750 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 1451413065 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 266047107 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:ROBFullEvents 3125053 # Number of times rename has blocked due to ROB full
system.cpu.rename.RENAME:RenameLookups 8501370508 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 6112671585 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 4584914520 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 1056218413 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 501929792 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 276756270 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 3208711557 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:serializeStallCycles 65986 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 49 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 1117979447 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 47 # count of temporary serializing insts renamed
system.cpu.timesIdled 7293390 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 29 # Number of system calls
---------- End Simulation Statistics ----------
|
