summaryrefslogtreecommitdiff
path: root/tests/long/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
blob: 7984cc4d9feda22ce38bbf1348c9102c2d065f74 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

---------- Begin Simulation Statistics ----------
host_inst_rate                                3154654                       # Simulator instruction rate (inst/s)
host_mem_usage                                 202692                       # Number of bytes of host memory used
host_seconds                                   541.87                       # Real time elapsed on the host
host_tick_rate                             1577328455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1709408682                       # Number of instructions simulated
sim_seconds                                  0.854706                       # Number of seconds simulated
sim_ticks                                854705615000                       # Number of ticks simulated
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1709411231                       # number of cpu cycles simulated
system.cpu.num_insts                       1709408682                       # Number of instructions executed
system.cpu.num_refs                         660773876                       # Number of memory references
system.cpu.workload.PROG:num_syscalls              46                       # Number of system calls

---------- End Simulation Statistics   ----------