blob: 9ba32bb5ae796713fdc00cfe2ad623126ec0bea3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
|
---------- Begin Simulation Statistics ----------
host_inst_rate 73857 # Simulator instruction rate (inst/s)
host_mem_usage 259036 # Number of bytes of host memory used
host_seconds 2527.09 # Real time elapsed on the host
host_tick_rate 51052260 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 186644197 # Number of instructions simulated
sim_seconds 0.129014 # Number of seconds simulated
sim_ticks 129013619500 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.BTBHits 82595843 # Number of BTB hits
system.cpu.BPredUnit.BTBLookups 87704416 # Number of BTB lookups
system.cpu.BPredUnit.RASInCorrect 35994 # Number of incorrect RAS predictions.
system.cpu.BPredUnit.condIncorrect 9565909 # Number of conditional branches incorrect
system.cpu.BPredUnit.condPredicted 85970608 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 110694771 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 4976778 # Number of times the RAS was used to get a target.
system.cpu.commit.COM:branches 39816389 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 1145946 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle::samples 230008327 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::mean 0.811530 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::stdev 1.187276 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::0 121269072 52.72% 52.72% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::1 61996527 26.95% 79.68% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::2 32262930 14.03% 93.70% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::3 7261751 3.16% 96.86% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::4 3043345 1.32% 98.18% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::5 1671954 0.73% 98.91% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::6 847387 0.37% 99.28% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::7 509415 0.22% 99.50% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::8 1145946 0.50% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::total 230008327 # Number of insts commited each cycle
system.cpu.commit.COM:count 186658585 # Number of instructions committed
system.cpu.commit.COM:fp_insts 1730659 # Number of committed floating point instructions.
system.cpu.commit.COM:function_calls 1835949 # Number of function calls committed.
system.cpu.commit.COM:int_insts 148665286 # Number of committed integer instructions.
system.cpu.commit.COM:loads 29539429 # Number of loads committed
system.cpu.commit.COM:membars 22408 # Number of memory barriers committed
system.cpu.commit.COM:refs 42068801 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 9469517 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 186658585 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 1617312 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 187111758 # The number of squashed insts skipped by commit
system.cpu.committedInsts 186644197 # Number of Instructions Simulated
system.cpu.committedInsts_total 186644197 # Number of Instructions Simulated
system.cpu.cpi 1.382455 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.382455 # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses 26640 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency 32000 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_hits 26638 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency 64000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate 0.000075 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.ReadReq_accesses 36653125 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33700.747283 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32158.536585 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 36651653 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 49607500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.000040 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 1472 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 734 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 23733000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 738 # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses 24951 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits 24951 # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses 12251566 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 31103.241534 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35107.404022 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 12243977 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 236042500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.000619 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 7589 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 6495 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 38407500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000089 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 1094 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 26717.914301 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 48904691 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 31525.217967 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33919.486900 # average overall mshr miss latency
system.cpu.dcache.demand_hits 48895630 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 285650000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.000185 # miss rate for demand accesses
system.cpu.dcache.demand_misses 9061 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 7229 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 62140500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.000037 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 1832 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0 0.340757 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 1395.741753 # Average occupied blocks per context
system.cpu.dcache.overall_accesses 48904691 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 31525.217967 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33919.486900 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 48895630 # number of overall hits
system.cpu.dcache.overall_miss_latency 285650000 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.000185 # miss rate for overall accesses
system.cpu.dcache.overall_misses 9061 # number of overall misses
system.cpu.dcache.overall_mshr_hits 7229 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 62140500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.000037 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 1832 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 44 # number of replacements
system.cpu.dcache.sampled_refs 1832 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 1395.741753 # Cycle average of tags in use
system.cpu.dcache.total_refs 48947219 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 16 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 41216121 # Number of cycles decode is blocked
system.cpu.decode.DECODE:BranchMispred 162173 # Number of times decode detected a branch misprediction
system.cpu.decode.DECODE:BranchResolved 17947429 # Number of times decode resolved a branch
system.cpu.decode.DECODE:DecodedInsts 450164827 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 82659496 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 104979793 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 27951688 # Number of cycles decode is squashing
system.cpu.decode.DECODE:SquashedInsts 694943 # Number of squashed instructions handled by decode
system.cpu.decode.DECODE:UnblockCycles 1152916 # Number of cycles decode is unblocking
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.fetch.Branches 110694771 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 38575932 # Number of cache lines fetched
system.cpu.fetch.Cycles 111755859 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 1956934 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 439020162 # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles 55086 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles 9825072 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.429004 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 38575932 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 87572621 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.701449 # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples 257960014 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.834639 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.572532 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 146405140 56.75% 56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 4345583 1.68% 58.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 33012115 12.80% 71.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 15727198 6.10% 77.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 9968006 3.86% 81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 16602538 6.44% 87.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 8446634 3.27% 90.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 5474811 2.12% 93.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 17977989 6.97% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 257960014 # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads 2918455 # number of floating regfile reads
system.cpu.fp_regfile_writes 2533041 # number of floating regfile writes
system.cpu.icache.ReadReq_accesses 38575932 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 23829.127878 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 20456.359460 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 38571850 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 97270500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000106 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 4082 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 599 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 71249500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000090 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 3483 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.avg_refs 11074.318117 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 38575932 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 23829.127878 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 20456.359460 # average overall mshr miss latency
system.cpu.icache.demand_hits 38571850 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 97270500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000106 # miss rate for demand accesses
system.cpu.icache.demand_misses 4082 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 599 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 71249500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000090 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 3483 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.occ_%::0 0.621830 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 1273.508184 # Average occupied blocks per context
system.cpu.icache.overall_accesses 38575932 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 23829.127878 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 20456.359460 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 38571850 # number of overall hits
system.cpu.icache.overall_miss_latency 97270500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000106 # miss rate for overall accesses
system.cpu.icache.overall_misses 4082 # number of overall misses
system.cpu.icache.overall_mshr_hits 599 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 71249500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000090 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 3483 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 1827 # number of replacements
system.cpu.icache.sampled_refs 3483 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1273.508184 # Cycle average of tags in use
system.cpu.icache.total_refs 38571850 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 67226 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 52962106 # Number of branches executed
system.cpu.iew.EXEC:nop 84051 # number of nop insts executed
system.cpu.iew.EXEC:rate 0.929014 # Inst execution rate
system.cpu.iew.EXEC:refs 51175949 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 13319638 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 285530591 # num instructions consuming a value
system.cpu.iew.WB:count 236209276 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.493714 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 140970333 # num instructions producing a value
system.cpu.iew.WB:rate 0.915443 # insts written-back per cycle
system.cpu.iew.WB:sent 237475950 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 10889279 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 87073 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 51734063 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 2217181 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 4617225 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 19417784 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 373778120 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 37856311 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 7515922 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 239710842 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 16182 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 11289 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 27951688 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 27726 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 619448 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 1421 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 246556 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 13 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 22194633 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 6888412 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 246556 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 2322193 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 8567086 # Number of branches that were predicted taken incorrectly
system.cpu.int_regfile_reads 532811061 # number of integer regfile reads
system.cpu.int_regfile_writes 228488130 # number of integer regfile writes
system.cpu.ipc 0.723351 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.723351 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntAlu 192005801 77.66% 77.66% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntMult 909911 0.37% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAdd 7519 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 78.03% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 33371 0.01% 78.05% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 78.05% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 158227 0.06% 78.11% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 303942 0.12% 78.24% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 75061 0.03% 78.27% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 513450 0.21% 78.47% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 198615 0.08% 78.55% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 72348 0.03% 78.58% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 326 0.00% 78.58% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemRead 39354306 15.92% 94.50% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemWrite 13593887 5.50% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::total 247226764 # Type of FU issued
system.cpu.iq.ISSUE:fu_busy_cnt 1255415 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.005078 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntAlu 17638 1.40% 1.40% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntMult 5653 0.45% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 1.86% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemRead 1032005 82.20% 84.06% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemWrite 200119 15.94% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:issued_per_cycle::samples 257960014 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::mean 0.958392 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.149844 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::0 118566541 45.96% 45.96% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::1 70125037 27.18% 73.15% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::2 44762596 17.35% 90.50% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::3 14438137 5.60% 96.10% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::4 6886623 2.67% 98.77% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::5 2484508 0.96% 99.73% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::6 597059 0.23% 99.96% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::7 85366 0.03% 99.99% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::8 14147 0.01% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::total 257960014 # Number of insts issued each cycle
system.cpu.iq.ISSUE:rate 0.958142 # Inst issue rate
system.cpu.iq.fp_alu_accesses 1985429 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 3952184 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 1885790 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 3082571 # Number of floating instruction queue writes
system.cpu.iq.int_alu_accesses 246496750 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 750098950 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 234323486 # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes 555603223 # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded 371452773 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 247226764 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 2241296 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 184786827 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 382177 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 623984 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 306361873 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses 1094 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34292.357274 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31035.911602 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 8 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency 37241500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.992687 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 1086 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 33705000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.992687 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 1086 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 4221 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 34284.967067 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31071.317225 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 1640 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 88489500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.611466 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 2581 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_hits 15 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_miss_latency 79729000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.607913 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 2566 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 16 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 16 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 0.637141 # Average number of references to valid blocks.
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 5315 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 34287.155713 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31060.788609 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 1648 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 125731000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.689934 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 3667 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 15 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 113434000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.687112 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 3652 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.occ_%::0 0.056054 # Average percentage of cache occupancy
system.cpu.l2cache.occ_%::1 0.000092 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1836.784505 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 3.029906 # Average occupied blocks per context
system.cpu.l2cache.overall_accesses 5315 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34287.155713 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31060.788609 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 1648 # number of overall hits
system.cpu.l2cache.overall_miss_latency 125731000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.689934 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 3667 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 15 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 113434000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.687112 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 3652 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.sampled_refs 2574 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 1839.814411 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1640 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.memDep0.conflictingLoads 20836418 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 10554028 # Number of conflicting stores.
system.cpu.memDep0.insertedLoads 51734063 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 19417784 # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads 525439504 # number of misc regfile reads
system.cpu.misc_regfile_writes 4891826 # number of misc regfile writes
system.cpu.numCycles 258027240 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.rename.RENAME:BlockCycles 2330030 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 180535361 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 944198 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 91504327 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 3682942 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:RenameLookups 971479303 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 419602585 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 423243474 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 97150161 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 27951688 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 7290618 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 242708110 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:fp_rename_lookups 16446952 # Number of floating rename lookups
system.cpu.rename.RENAME:int_rename_lookups 955032351 # Number of integer rename lookups
system.cpu.rename.RENAME:serializeStallCycles 31733190 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 2646445 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 27810547 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 2436395 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 602627523 # The number of ROB reads
system.cpu.rob.rob_writes 775494029 # The number of ROB writes
system.cpu.timesIdled 1399 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 400 # Number of system calls
---------- End Simulation Statistics ----------
|
