blob: 4edd150284bac121d82a94b753741e9a55e79b60 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
|
---------- Begin Simulation Statistics ----------
host_inst_rate 118324 # Simulator instruction rate (inst/s)
host_mem_usage 224536 # Number of bytes of host memory used
host_seconds 1870.83 # Real time elapsed on the host
host_tick_rate 57079180 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 221363017 # Number of instructions simulated
sim_seconds 0.106785 # Number of seconds simulated
sim_ticks 106785381000 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.BTBHits 19602584 # Number of BTB hits
system.cpu.BPredUnit.BTBLookups 22433110 # Number of BTB lookups
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.BPredUnit.condIncorrect 3071588 # Number of conditional branches incorrect
system.cpu.BPredUnit.condPredicted 25075434 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 25075434 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.commit.COM:branches 12326943 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 2318001 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle::samples 190318905 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::mean 1.163116 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::stdev 1.516800 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::0 74095187 38.93% 38.93% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::1 71171116 37.40% 76.33% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::2 18278998 9.60% 85.93% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::3 12739096 6.69% 92.63% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::4 5868968 3.08% 95.71% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::5 2789277 1.47% 97.18% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::6 1957482 1.03% 98.20% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::7 1100780 0.58% 98.78% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::8 2318001 1.22% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::total 190318905 # Number of insts commited each cycle
system.cpu.commit.COM:count 221363017 # Number of instructions committed
system.cpu.commit.COM:fp_insts 2162459 # Number of committed floating point instructions.
system.cpu.commit.COM:function_calls 0 # Number of function calls committed.
system.cpu.commit.COM:int_insts 220339606 # Number of committed integer instructions.
system.cpu.commit.COM:loads 56649590 # Number of loads committed
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
system.cpu.commit.COM:refs 77165306 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 3071621 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 221363017 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 1246 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 174370767 # The number of squashed insts skipped by commit
system.cpu.committedInsts 221363017 # Number of Instructions Simulated
system.cpu.committedInsts_total 221363017 # Number of Instructions Simulated
system.cpu.cpi 0.964799 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.964799 # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses 50490336 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33183.118741 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34227.979275 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 50489637 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 23195000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.000014 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 699 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 313 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 13212000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000008 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 386 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 20515730 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 26460.898971 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35474.187380 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 20508633 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 187793000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.000346 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 7097 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 5528 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 55659000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000076 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 1569 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 36353.441884 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 71006066 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 27063.622370 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35228.132992 # average overall mshr miss latency
system.cpu.dcache.demand_hits 70998270 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 210988000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.000110 # miss rate for demand accesses
system.cpu.dcache.demand_misses 7796 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 5841 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 68871000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.000028 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 1955 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0 0.341442 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 1398.546932 # Average occupied blocks per context
system.cpu.dcache.overall_accesses 71006066 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 27063.622370 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35228.132992 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 70998270 # number of overall hits
system.cpu.dcache.overall_miss_latency 210988000 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.000110 # miss rate for overall accesses
system.cpu.dcache.overall_misses 7796 # number of overall misses
system.cpu.dcache.overall_mshr_hits 5841 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 68871000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.000028 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 1955 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 48 # number of replacements
system.cpu.dcache.sampled_refs 1953 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 1398.546932 # Cycle average of tags in use
system.cpu.dcache.total_refs 70998272 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 10 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 57112679 # Number of cycles decode is blocked
system.cpu.decode.DECODE:DecodedInsts 420105654 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 67048451 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 60385094 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 23161998 # Number of cycles decode is squashing
system.cpu.decode.DECODE:UnblockCycles 5772681 # Number of cycles decode is unblocking
system.cpu.fetch.Branches 25075434 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 27531173 # Number of cache lines fetched
system.cpu.fetch.Cycles 69569563 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 448608 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 261554963 # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles 62 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles 3099299 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.117410 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 27531173 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 19602584 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.224676 # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples 213480903 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.014170 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.226415 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 145760613 68.28% 68.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 3769966 1.77% 70.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 3155448 1.48% 71.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 4279066 2.00% 73.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4652490 2.18% 75.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4411215 2.07% 77.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 5002306 2.34% 80.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3209548 1.50% 81.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 39240251 18.38% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 213480903 # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads 3511578 # number of floating regfile reads
system.cpu.fp_regfile_writes 2187329 # number of floating regfile writes
system.cpu.icache.ReadReq_accesses 27531173 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 25557.221784 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 22462.481426 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 27524838 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 161905000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000230 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 6335 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 951 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 120938000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000196 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 5384 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.avg_refs 5114.239688 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 27531173 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 25557.221784 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 22462.481426 # average overall mshr miss latency
system.cpu.icache.demand_hits 27524838 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 161905000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000230 # miss rate for demand accesses
system.cpu.icache.demand_misses 6335 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 951 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 120938000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000196 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 5384 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.occ_%::0 0.784044 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 1605.721886 # Average occupied blocks per context
system.cpu.icache.overall_accesses 27531173 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 25557.221784 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 22462.481426 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 27524838 # number of overall hits
system.cpu.icache.overall_miss_latency 161905000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000230 # miss rate for overall accesses
system.cpu.icache.overall_misses 6335 # number of overall misses
system.cpu.icache.overall_mshr_hits 951 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 120938000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000196 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 5384 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 3426 # number of replacements
system.cpu.icache.sampled_refs 5382 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1605.721886 # Cycle average of tags in use
system.cpu.icache.total_refs 27524838 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 89860 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 15858881 # Number of branches executed
system.cpu.iew.EXEC:nop 0 # number of nop insts executed
system.cpu.iew.EXEC:rate 1.303230 # Inst execution rate
system.cpu.iew.EXEC:refs 90240962 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 23196856 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 371845968 # num instructions consuming a value
system.cpu.iew.WB:count 275965139 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.599241 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 222825226 # num instructions producing a value
system.cpu.iew.WB:rate 1.292148 # insts written-back per cycle
system.cpu.iew.WB:sent 277010234 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 3274274 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 536838 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 104995800 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 1427 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 231101 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 37116725 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 395719031 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 67044106 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 3514925 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 278331746 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 453294 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 13026 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 23161998 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 523918 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 16343714 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 20445 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 35659 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 45746 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 48346210 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 16601009 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 35659 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 741660 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 2532614 # Number of branches that were predicted taken incorrectly
system.cpu.int_regfile_reads 516469209 # number of integer regfile reads
system.cpu.int_regfile_writes 283974364 # number of integer regfile writes
system.cpu.ipc 1.036486 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.036486 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 1200408 0.43% 0.43% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntAlu 187079024 66.38% 66.80% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntMult 0 0.00% 66.80% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 66.80% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatAdd 1589764 0.56% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 67.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemRead 68461114 24.29% 91.66% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemWrite 23516361 8.34% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::total 281846671 # Type of FU issued
system.cpu.iq.ISSUE:fu_busy_cnt 2813875 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.009984 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntAlu 68222 2.42% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 2.42% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemRead 2379596 84.57% 86.99% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemWrite 366057 13.01% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:issued_per_cycle::samples 213480903 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::mean 1.320243 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.372505 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::0 72600816 34.01% 34.01% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::1 65586069 30.72% 64.73% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::2 36613512 17.15% 81.88% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::3 20576315 9.64% 91.52% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::4 12054901 5.65% 97.17% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::5 3944773 1.85% 99.01% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::6 1483005 0.69% 99.71% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::7 508962 0.24% 99.95% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::8 112550 0.05% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::total 213480903 # Number of insts issued each cycle
system.cpu.iq.ISSUE:rate 1.319688 # Inst issue rate
system.cpu.iq.fp_alu_accesses 2636909 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 5233833 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 2531388 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 5663526 # Number of floating instruction queue writes
system.cpu.iq.int_alu_accesses 280823229 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 774810101 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 273433751 # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes 564126820 # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded 395717604 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 281846671 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 1427 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 174039946 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 55814 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 181 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 358439815 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.l2cache.ReadExReq_accesses 1567 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34548.046124 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31351.697630 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 6 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency 53929500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.996171 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 1561 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 48940000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.996171 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 1561 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 5768 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 34292.872747 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31042.872747 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 2106 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 125580500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.634882 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 3662 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 113679000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.634882 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 3662 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 2 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses 2 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 62000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses 2 # number of UpgradeReq MSHR misses
system.cpu.l2cache.Writeback_accesses 10 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 10 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 0.574468 # Average number of references to valid blocks.
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 7335 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 34369.136512 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31135.171357 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 2112 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 179510000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.712065 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 5223 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 162619000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.712065 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 5223 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.occ_%::0 0.074157 # Average percentage of cache occupancy
system.cpu.l2cache.occ_%::1 0.000031 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 2429.985932 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 1.014854 # Average occupied blocks per context
system.cpu.l2cache.overall_accesses 7335 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34369.136512 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31135.171357 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 2112 # number of overall hits
system.cpu.l2cache.overall_miss_latency 179510000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.712065 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 5223 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 162619000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.712065 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 5223 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.sampled_refs 3666 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 2431.000786 # Cycle average of tags in use
system.cpu.l2cache.total_refs 2106 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.memDep0.conflictingLoads 90499072 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 30541649 # Number of conflicting stores.
system.cpu.memDep0.insertedLoads 104995800 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 37116725 # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads 145140832 # number of misc regfile reads
system.cpu.misc_regfile_writes 844 # number of misc regfile writes
system.cpu.numCycles 213570763 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.rename.RENAME:BlockCycles 18060003 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 234363409 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 21564374 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 74887260 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 16382604 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:RenameLookups 1054491347 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 409882715 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 430914543 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 57380379 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 23161998 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 39968831 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 196551134 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:fp_rename_lookups 11087102 # Number of floating rename lookups
system.cpu.rename.RENAME:int_rename_lookups 1043404245 # Number of integer rename lookups
system.cpu.rename.RENAME:serializeStallCycles 22432 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 1444 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 83221554 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 1312 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 583734688 # The number of ROB reads
system.cpu.rob.rob_writes 814640460 # The number of ROB writes
system.cpu.timesIdled 1934 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 400 # Number of system calls
---------- End Simulation Statistics ----------
|
