blob: a07783bfca126761f766534af2747efbc56b158f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.906049 # Number of seconds simulated
sim_ticks 1906048606500 # Number of ticks simulated
final_tick 1906048606500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 269376 # Simulator instruction rate (inst/s)
host_op_rate 269376 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 9144869235 # Simulator tick rate (ticks/s)
host_mem_usage 376080 # Number of bytes of host memory used
host_seconds 208.43 # Real time elapsed on the host
sim_insts 56145568 # Number of instructions simulated
sim_ops 56145568 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 1044672 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 24858752 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 25904384 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 1044672 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1044672 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7563136 # Number of bytes written to this memory
system.physmem.bytes_written::total 7563136 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 16323 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 388418 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 404756 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 118174 # Number of write requests responded to by this memory
system.physmem.num_writes::total 118174 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 548083 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 13042035 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 504 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 13590621 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 548083 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 548083 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 3967966 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 3967966 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 3967966 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 548083 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 13042035 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 504 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 17558587 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 404756 # Number of read requests accepted
system.physmem.writeReqs 118174 # Number of write requests accepted
system.physmem.readBursts 404756 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 118174 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 25897280 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 7104 # Total number of bytes read from write queue
system.physmem.bytesWritten 7561536 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 25904384 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7563136 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 111 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 303809 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 25477 # Per bank write bursts
system.physmem.perBankRdBursts::1 25704 # Per bank write bursts
system.physmem.perBankRdBursts::2 25816 # Per bank write bursts
system.physmem.perBankRdBursts::3 25780 # Per bank write bursts
system.physmem.perBankRdBursts::4 25083 # Per bank write bursts
system.physmem.perBankRdBursts::5 25011 # Per bank write bursts
system.physmem.perBankRdBursts::6 24709 # Per bank write bursts
system.physmem.perBankRdBursts::7 24576 # Per bank write bursts
system.physmem.perBankRdBursts::8 25197 # Per bank write bursts
system.physmem.perBankRdBursts::9 25297 # Per bank write bursts
system.physmem.perBankRdBursts::10 25389 # Per bank write bursts
system.physmem.perBankRdBursts::11 25021 # Per bank write bursts
system.physmem.perBankRdBursts::12 24535 # Per bank write bursts
system.physmem.perBankRdBursts::13 25530 # Per bank write bursts
system.physmem.perBankRdBursts::14 25795 # Per bank write bursts
system.physmem.perBankRdBursts::15 25725 # Per bank write bursts
system.physmem.perBankWrBursts::0 7822 # Per bank write bursts
system.physmem.perBankWrBursts::1 7672 # Per bank write bursts
system.physmem.perBankWrBursts::2 8075 # Per bank write bursts
system.physmem.perBankWrBursts::3 7744 # Per bank write bursts
system.physmem.perBankWrBursts::4 7196 # Per bank write bursts
system.physmem.perBankWrBursts::5 7016 # Per bank write bursts
system.physmem.perBankWrBursts::6 6702 # Per bank write bursts
system.physmem.perBankWrBursts::7 6427 # Per bank write bursts
system.physmem.perBankWrBursts::8 7310 # Per bank write bursts
system.physmem.perBankWrBursts::9 6908 # Per bank write bursts
system.physmem.perBankWrBursts::10 7272 # Per bank write bursts
system.physmem.perBankWrBursts::11 7002 # Per bank write bursts
system.physmem.perBankWrBursts::12 7086 # Per bank write bursts
system.physmem.perBankWrBursts::13 7981 # Per bank write bursts
system.physmem.perBankWrBursts::14 7993 # Per bank write bursts
system.physmem.perBankWrBursts::15 7943 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 19 # Number of times write queue was full causing retry
system.physmem.totGap 1906039923500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 404756 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 118174 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 402408 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 2162 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 63 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1565 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1858 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 5601 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 5604 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6269 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6564 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 5995 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6437 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 7880 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 8284 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 9349 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 8331 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 8705 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7504 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 6795 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 6187 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 5767 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 5514 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 257 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 229 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 270 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 223 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 230 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 139 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 137 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 122 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 159 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 143 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 145 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 161 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 105 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 183 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 155 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 100 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 88 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 105 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 107 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 89 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 89 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 54 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 82 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 53 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 67 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 24 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 70 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 64393 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 519.603311 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 318.318586 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 407.156918 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 14830 23.03% 23.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 11097 17.23% 40.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 4950 7.69% 47.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 3246 5.04% 52.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2531 3.93% 56.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1970 3.06% 59.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 4174 6.48% 66.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1358 2.11% 68.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 20237 31.43% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 64393 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 5302 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 76.317050 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 2899.726540 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-8191 5299 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 5302 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 5302 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 22.283855 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.921998 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 21.156721 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 4666 88.00% 88.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 22 0.41% 88.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 20 0.38% 88.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 187 3.53% 92.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 6 0.11% 92.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 25 0.47% 92.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 43 0.81% 93.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 6 0.11% 93.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 8 0.15% 93.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 18 0.34% 94.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 1 0.02% 94.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 3 0.06% 94.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 6 0.11% 94.51% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 3 0.06% 94.57% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 18 0.34% 94.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 25 0.47% 95.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 2 0.04% 95.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 27 0.51% 95.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95 2 0.04% 95.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 172 3.24% 99.21% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115 2 0.04% 99.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::124-127 1 0.02% 99.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 7 0.13% 99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 1 0.02% 99.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-139 1 0.02% 99.43% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151 2 0.04% 99.47% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159 3 0.06% 99.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163 1 0.02% 99.55% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::164-167 7 0.13% 99.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-171 2 0.04% 99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179 3 0.06% 99.77% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183 8 0.15% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::204-207 1 0.02% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-211 1 0.02% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::212-215 1 0.02% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::228-231 1 0.02% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 5302 # Writes before turning the bus around for reads
system.physmem.totQLat 2636864500 # Total ticks spent queuing
system.physmem.totMemAccLat 10223958250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2023225000 # Total ticks spent in databus transfers
system.physmem.avgQLat 6516.49 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 25266.49 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 13.59 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 3.97 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 13.59 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 3.97 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.14 # Data bus utilization in percentage
system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 26.35 # Average write queue length when enqueuing
system.physmem.readRowHits 362818 # Number of row buffer hits during reads
system.physmem.writeRowHits 95583 # Number of row buffer hits during writes
system.physmem.readRowHitRate 89.66 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 80.88 # Row buffer hit rate for writes
system.physmem.avgGap 3644923.65 # Average gap between requests
system.physmem.pageHitRate 87.68 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 237542760 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 129611625 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1576816800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 380077920 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 124493453760 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 67952834145 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1084018111500 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 1278788448510 # Total energy per rank (pJ)
system.physmem_0.averagePower 670.912661 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 1803102997000 # Time in different power states
system.physmem_0.memoryStateTime::REF 63646960000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 39293158000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 249268320 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 136009500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1579414200 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 385527600 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 124493453760 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 68401366290 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1083624670500 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 1278869710170 # Total energy per rank (pJ)
system.physmem_1.averagePower 670.955290 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 1802449451000 # Time in different power states
system.physmem_1.memoryStateTime::REF 63646960000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 39946717750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 15009028 # Number of BP lookups
system.cpu.branchPred.condPredicted 13018563 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 370758 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 9666577 # Number of BTB lookups
system.cpu.branchPred.BTBHits 5199223 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 53.785564 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 807911 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 31459 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 9243045 # DTB read hits
system.cpu.dtb.read_misses 17179 # DTB read misses
system.cpu.dtb.read_acv 211 # DTB read access violations
system.cpu.dtb.read_accesses 765860 # DTB read accesses
system.cpu.dtb.write_hits 6388437 # DTB write hits
system.cpu.dtb.write_misses 2336 # DTB write misses
system.cpu.dtb.write_acv 159 # DTB write access violations
system.cpu.dtb.write_accesses 298458 # DTB write accesses
system.cpu.dtb.data_hits 15631482 # DTB hits
system.cpu.dtb.data_misses 19515 # DTB misses
system.cpu.dtb.data_acv 370 # DTB access violations
system.cpu.dtb.data_accesses 1064318 # DTB accesses
system.cpu.itb.fetch_hits 4012772 # ITB hits
system.cpu.itb.fetch_misses 6839 # ITB misses
system.cpu.itb.fetch_acv 666 # ITB acv
system.cpu.itb.fetch_accesses 4019611 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.numCycles 221706697 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 56145568 # Number of instructions committed
system.cpu.committedOps 56145568 # Number of ops (including micro ops) committed
system.cpu.discardedOps 2506376 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 5532 # Number of times Execute suspended instruction fetching
system.cpu.quiesceCycles 3590390516 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.cpi 3.948784 # CPI: cycles per instruction
system.cpu.ipc 0.253243 # IPC: instructions per cycle
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 6376 # number of quiesce instructions executed
system.cpu.kern.inst.hwrei 211538 # number of hwrei instructions executed
system.cpu.kern.ipl_count::0 74805 40.93% 40.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21 133 0.07% 41.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22 1904 1.04% 42.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31 105906 57.95% 100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total 182748 # number of times we switched to this ipl
system.cpu.kern.ipl_good::0 73438 49.32% 49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21 133 0.09% 49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22 1904 1.28% 50.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31 73439 49.32% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total 148914 # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0 1837271257000 96.39% 96.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21 83690500 0.00% 96.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22 707098000 0.04% 96.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31 67985555000 3.57% 100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total 1906047600500 # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0 0.981726 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31 0.693436 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total 0.814860 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
system.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
system.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
system.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
system.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
system.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
system.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
system.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
system.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
system.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
system.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
system.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
system.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
system.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
system.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
system.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
system.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
system.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
system.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
system.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
system.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
system.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
system.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
system.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
system.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
system.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
system.cpu.kern.syscall::total 326 # number of syscalls executed
system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx 4174 2.17% 2.17% # number of callpals executed
system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed
system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed
system.cpu.kern.callpal::swpipl 175581 91.22% 93.43% # number of callpals executed
system.cpu.kern.callpal::rdps 6807 3.54% 96.96% # number of callpals executed
system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed
system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::rti 5130 2.67% 99.64% # number of callpals executed
system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
system.cpu.kern.callpal::total 192472 # number of callpals executed
system.cpu.kern.mode_switch::kernel 5876 # number of protection mode switches
system.cpu.kern.mode_switch::user 1737 # number of protection mode switches
system.cpu.kern.mode_switch::idle 2094 # number of protection mode switches
system.cpu.kern.mode_good::kernel 1906
system.cpu.kern.mode_good::user 1737
system.cpu.kern.mode_good::idle 169
system.cpu.kern.mode_switch_good::kernel 0.324370 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle 0.080707 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total 0.392706 # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel 38721238500 2.03% 2.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user 4530290000 0.24% 2.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle 1862796062000 97.73% 100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context 4175 # number of times the context was actually changed
system.cpu.tickCycles 84511190 # Number of cycles that the object actually ticked
system.cpu.idleCycles 137195507 # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements 1395430 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.976766 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 13774781 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 1395942 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 9.867732 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 123981500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.976766 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999955 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999955 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 68 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 63671171 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 63671171 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 7816045 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 7816045 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 5576846 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 5576846 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 182827 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 182827 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 199029 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 199029 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 13392891 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 13392891 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 13392891 # number of overall hits
system.cpu.dcache.overall_hits::total 13392891 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1201631 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1201631 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 575205 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 575205 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 17224 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 17224 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1776836 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1776836 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1776836 # number of overall misses
system.cpu.dcache.overall_misses::total 1776836 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 46974936500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 46974936500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 33956179000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 33956179000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 234952500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 234952500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 80931115500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 80931115500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 80931115500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 80931115500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 9017676 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 9017676 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 6152051 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 6152051 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200051 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 200051 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 199029 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 199029 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 15169727 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 15169727 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 15169727 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 15169727 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.133253 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.133253 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.093498 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.093498 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086098 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086098 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.117130 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.117130 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.117130 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.117130 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39092.646994 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39092.646994 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59033.177737 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59033.177737 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13640.995123 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13640.995123 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45547.881459 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45547.881459 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45547.881459 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45547.881459 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 838232 # number of writebacks
system.cpu.dcache.writebacks::total 838232 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 127276 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 127276 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 270800 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 270800 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 398076 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 398076 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 398076 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 398076 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1074355 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1074355 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304405 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 304405 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17221 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 17221 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1378760 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1378760 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1378760 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1378760 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 6934 # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total 6934 # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9624 # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total 9624 # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16558 # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total 16558 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 43817588500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 43817588500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 17272399000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 17272399000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 217466000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 217466000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 61089987500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 61089987500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 61089987500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 61089987500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1530266500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1530266500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2162508500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2162508500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3692775000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 3692775000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.119139 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.119139 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049480 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049480 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086083 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086083 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090889 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.090889 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090889 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.090889 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40785.018453 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40785.018453 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56741.508845 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56741.508845 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12627.954242 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12627.954242 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44307.919797 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44307.919797 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44307.919797 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44307.919797 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 220690.294202 # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220690.294202 # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 224699.553200 # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224699.553200 # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 223020.594275 # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223020.594275 # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 1460396 # number of replacements
system.cpu.icache.tags.tagsinuse 508.105648 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 18947784 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 1460907 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 12.969877 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 50119711500 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 508.105648 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.992394 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.992394 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 406 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 21869953 # Number of tag accesses
system.cpu.icache.tags.data_accesses 21869953 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 18947787 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 18947787 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 18947787 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 18947787 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 18947787 # number of overall hits
system.cpu.icache.overall_hits::total 18947787 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1461083 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1461083 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1461083 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1461083 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1461083 # number of overall misses
system.cpu.icache.overall_misses::total 1461083 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 21009217000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 21009217000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 21009217000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 21009217000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 21009217000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 21009217000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 20408870 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 20408870 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 20408870 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 20408870 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 20408870 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 20408870 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071591 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.071591 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.071591 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.071591 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.071591 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.071591 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14379.208436 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14379.208436 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14379.208436 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14379.208436 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14379.208436 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14379.208436 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 1460396 # number of writebacks
system.cpu.icache.writebacks::total 1460396 # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1461083 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1461083 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1461083 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1461083 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1461083 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1461083 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19548134000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 19548134000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19548134000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 19548134000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19548134000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 19548134000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071591 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071591 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071591 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.071591 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071591 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.071591 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13379.208436 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13379.208436 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13379.208436 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13379.208436 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13379.208436 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13379.208436 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 339568 # number of replacements
system.cpu.l2cache.tags.tagsinuse 65260.797469 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 4999517 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 404730 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 12.352722 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 9687465000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 54046.251550 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 5724.395782 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 5490.150137 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.824680 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.087347 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.083773 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.995801 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 65162 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 230 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 883 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5611 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2929 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55509 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994293 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 46396433 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 46396433 # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks 838232 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 838232 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 1459802 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 1459802 # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 187755 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 187755 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1444697 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 1444697 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 819338 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 819338 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 1444697 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1007093 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2451790 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 1444697 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1007093 # number of overall hits
system.cpu.l2cache.overall_hits::total 2451790 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 18 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 18 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 116659 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 116659 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 16324 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 16324 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 272207 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 272207 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 16324 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 388866 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 405190 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 16324 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 388866 # number of overall misses
system.cpu.l2cache.overall_misses::total 405190 # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 404000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 404000 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 14837528000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 14837528000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 2141943000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 2141943000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 33680651000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 33680651000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 2141943000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 48518179000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 50660122000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 2141943000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 48518179000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 50660122000 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 838232 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 838232 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 1459802 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 1459802 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 22 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 22 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 304414 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 304414 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1461021 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 1461021 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1091545 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 1091545 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1461021 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1395959 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2856980 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1461021 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1395959 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2856980 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.818182 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.818182 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383225 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.383225 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.011173 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.011173 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.249378 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.249378 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.011173 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.278565 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.141825 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.011173 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.278565 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.141825 # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 22444.444444 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 22444.444444 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 127187.169443 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 127187.169443 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 131214.346974 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 131214.346974 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 123731.759286 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 123731.759286 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 131214.346974 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 124768.375224 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 125028.065846 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 131214.346974 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 124768.375224 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 125028.065846 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 76662 # number of writebacks
system.cpu.l2cache.writebacks::total 76662 # number of writebacks
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 18 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 18 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116659 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 116659 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 16324 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 16324 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 272207 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 272207 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 16324 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 388866 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 405190 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 16324 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 388866 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 405190 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 6934 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total 6934 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9624 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9624 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16558 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16558 # number of overall MSHR uncacheable misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1285500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1285500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13670938000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13670938000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1978703000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1978703000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 30960659500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 30960659500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1978703000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 44631597500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 46610300500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1978703000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 44631597500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 46610300500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1443571000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1443571000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2051831500 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2051831500 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3495402500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3495402500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.818182 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.818182 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383225 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383225 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.011173 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.011173 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.249378 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.249378 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.011173 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.278565 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.141825 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.011173 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.278565 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.141825 # mshr miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 71416.666667 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 71416.666667 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 117187.169443 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 117187.169443 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 121214.346974 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 121214.346974 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 113739.395019 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 113739.395019 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 121214.346974 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 114773.720253 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 115033.195538 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 121214.346974 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 114773.720253 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 115033.195538 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 208187.337756 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 208187.337756 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 213199.449293 # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 213199.449293 # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 211100.525426 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 211100.525426 # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests 5712890 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 2856017 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1979 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 1248 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1248 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadReq 6934 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 2559702 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 9624 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 9624 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 956425 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 1459802 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 818923 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 22 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 22 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 304414 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 304414 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 1461083 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 1091718 # Transaction distribution
system.cpu.toL2Bus.trans_dist::BadAddressError 16 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4381906 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4219310 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 8601216 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 186932672 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143041565 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 329974237 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 423215 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 3296619 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.001032 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.032108 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 3293217 99.90% 99.90% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 3402 0.10% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 3296619 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 5168164000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 291883 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 2191892463 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 2105680997 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq 7107 # Transaction distribution
system.iobus.trans_dist::ReadResp 7107 # Transaction distribution
system.iobus.trans_dist::WriteReq 51176 # Transaction distribution
system.iobus.trans_dist::WriteResp 51176 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5110 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 472 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18120 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6674 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 33116 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 116566 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20440 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4194 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 44381 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2705989 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 5423500 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 386000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 186500 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 14813500 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 2308500 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 5938000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 224500 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 98500 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer28.occupancy 142500 # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer29.occupancy 215092991 # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer30.occupancy 31500 # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 23492000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 41946000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 41685 # number of replacements
system.iocache.tags.tagsinuse 1.290814 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1748612865000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 1.290814 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.080676 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.080676 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375525 # Number of tag accesses
system.iocache.tags.data_accesses 375525 # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses
system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide 173 # number of demand (read+write) misses
system.iocache.demand_misses::total 173 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 173 # number of overall misses
system.iocache.overall_misses::total 173 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 21944383 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 21944383 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide 5429292608 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 5429292608 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 21944383 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 21944383 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 21944383 # number of overall miss cycles
system.iocache.overall_miss_latency::total 21944383 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 173 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 173 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 173 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 173 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126846.144509 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126846.144509 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 130662.606084 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 130662.606084 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126846.144509 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126846.144509 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126846.144509 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126846.144509 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 77 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 6 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 12.833333 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41512 # number of writebacks
system.iocache.writebacks::total 41512 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 173 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 173 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 173 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 173 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13294383 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 13294383 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 3351692608 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 3351692608 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 13294383 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 13294383 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 13294383 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 13294383 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76846.144509 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76846.144509 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 80662.606084 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 80662.606084 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76846.144509 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76846.144509 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76846.144509 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76846.144509 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 6934 # Transaction distribution
system.membus.trans_dist::ReadResp 295622 # Transaction distribution
system.membus.trans_dist::WriteReq 9624 # Transaction distribution
system.membus.trans_dist::WriteResp 9624 # Transaction distribution
system.membus.trans_dist::WritebackDirty 118174 # Transaction distribution
system.membus.trans_dist::CleanEvict 262081 # Transaction distribution
system.membus.trans_dist::UpgradeReq 178 # Transaction distribution
system.membus.trans_dist::UpgradeResp 178 # Transaction distribution
system.membus.trans_dist::ReadExReq 116499 # Transaction distribution
system.membus.trans_dist::ReadExResp 116499 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 288704 # Transaction distribution
system.membus.trans_dist::BadAddressError 16 # Transaction distribution
system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33116 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1148839 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 32 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1181987 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124817 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 124817 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1306804 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44381 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30809792 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30854173 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2657728 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2657728 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 33511901 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 433 # Total snoops (count)
system.membus.snoop_fanout::samples 843925 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 843925 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 843925 # Request fanout histogram
system.membus.reqLayer0.occupancy 29573500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 1319381154 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer2.occupancy 22500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 2160247074 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 69858432 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
---------- End Simulation Statistics ----------
|