blob: e5b1b45406deff1194a4bd6fea56e832d0438f90 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.907980 # Number of seconds simulated
sim_ticks 1907980084000 # Number of ticks simulated
final_tick 1907980084000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 144634 # Simulator instruction rate (inst/s)
host_op_rate 144633 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 4918211693 # Simulator tick rate (ticks/s)
host_mem_usage 381420 # Number of bytes of host memory used
host_seconds 387.94 # Real time elapsed on the host
sim_insts 56109384 # Number of instructions simulated
sim_ops 56109384 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.inst 744000 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 24138496 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 236608 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 1227584 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 26347648 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 744000 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 236608 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 980608 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7952896 # Number of bytes written to this memory
system.physmem.bytes_written::total 7952896 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst 11625 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 377164 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 3697 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 19181 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 411682 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 124264 # Number of write requests responded to by this memory
system.physmem.num_writes::total 124264 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst 389941 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 12651335 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 124010 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 643395 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 503 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 13809184 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 389941 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 124010 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 513951 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 4168228 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 4168228 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 4168228 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 389941 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 12651335 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 124010 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 643395 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 503 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 17977412 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 411682 # Number of read requests accepted
system.physmem.writeReqs 124264 # Number of write requests accepted
system.physmem.readBursts 411682 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 124264 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 26340672 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 6976 # Total number of bytes read from write queue
system.physmem.bytesWritten 7951552 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 26347648 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7952896 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 109 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 45002 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 25908 # Per bank write bursts
system.physmem.perBankRdBursts::1 25789 # Per bank write bursts
system.physmem.perBankRdBursts::2 26010 # Per bank write bursts
system.physmem.perBankRdBursts::3 25614 # Per bank write bursts
system.physmem.perBankRdBursts::4 25643 # Per bank write bursts
system.physmem.perBankRdBursts::5 25797 # Per bank write bursts
system.physmem.perBankRdBursts::6 25922 # Per bank write bursts
system.physmem.perBankRdBursts::7 25550 # Per bank write bursts
system.physmem.perBankRdBursts::8 25897 # Per bank write bursts
system.physmem.perBankRdBursts::9 25701 # Per bank write bursts
system.physmem.perBankRdBursts::10 25484 # Per bank write bursts
system.physmem.perBankRdBursts::11 25508 # Per bank write bursts
system.physmem.perBankRdBursts::12 25696 # Per bank write bursts
system.physmem.perBankRdBursts::13 25817 # Per bank write bursts
system.physmem.perBankRdBursts::14 25547 # Per bank write bursts
system.physmem.perBankRdBursts::15 25690 # Per bank write bursts
system.physmem.perBankWrBursts::0 7970 # Per bank write bursts
system.physmem.perBankWrBursts::1 7556 # Per bank write bursts
system.physmem.perBankWrBursts::2 7711 # Per bank write bursts
system.physmem.perBankWrBursts::3 7606 # Per bank write bursts
system.physmem.perBankWrBursts::4 7633 # Per bank write bursts
system.physmem.perBankWrBursts::5 7951 # Per bank write bursts
system.physmem.perBankWrBursts::6 7934 # Per bank write bursts
system.physmem.perBankWrBursts::7 7815 # Per bank write bursts
system.physmem.perBankWrBursts::8 8060 # Per bank write bursts
system.physmem.perBankWrBursts::9 8044 # Per bank write bursts
system.physmem.perBankWrBursts::10 7565 # Per bank write bursts
system.physmem.perBankWrBursts::11 7446 # Per bank write bursts
system.physmem.perBankWrBursts::12 7634 # Per bank write bursts
system.physmem.perBankWrBursts::13 8000 # Per bank write bursts
system.physmem.perBankWrBursts::14 7754 # Per bank write bursts
system.physmem.perBankWrBursts::15 7564 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 18 # Number of times write queue was full causing retry
system.physmem.totGap 1907975777500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 411682 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 124264 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 317784 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 38583 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 29989 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 25130 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 71 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 7 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1631 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 2060 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3880 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4994 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 5583 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6684 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 7413 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 7690 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 10048 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 9166 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 8022 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 9014 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 7398 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7529 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 8967 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 6727 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 6706 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 6224 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 359 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 233 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 142 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 143 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 207 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 154 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 138 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 236 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 155 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 161 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 155 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 176 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 169 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 120 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 117 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 133 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 122 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 175 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 157 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 134 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 160 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 138 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 100 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 88 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 101 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 87 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 61 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 80 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 49 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 46 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 65129 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 526.524774 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 320.940318 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 415.518091 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 14691 22.56% 22.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 11476 17.62% 40.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 5283 8.11% 48.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 3332 5.12% 53.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2563 3.94% 57.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1696 2.60% 59.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 1442 2.21% 62.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1386 2.13% 64.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 23260 35.71% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 65129 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 5620 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 73.233096 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 2814.761745 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-8191 5617 99.95% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 5620 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 5620 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 22.107295 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.769658 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 22.265728 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 4863 86.53% 86.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 151 2.69% 89.22% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 190 3.38% 92.60% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 20 0.36% 92.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 26 0.46% 93.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 52 0.93% 94.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 14 0.25% 94.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 7 0.12% 94.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 2 0.04% 94.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 2 0.04% 94.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 6 0.11% 94.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 7 0.12% 95.02% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 8 0.14% 95.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 5 0.09% 95.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 3 0.05% 95.30% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 3 0.05% 95.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 8 0.14% 95.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91 8 0.14% 95.64% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95 26 0.46% 96.10% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99 16 0.28% 96.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 144 2.56% 98.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107 12 0.21% 99.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111 2 0.04% 99.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115 2 0.04% 99.23% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::116-119 1 0.02% 99.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 4 0.07% 99.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 2 0.04% 99.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::164-167 2 0.04% 99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-171 1 0.02% 99.41% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::172-175 3 0.05% 99.47% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179 1 0.02% 99.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183 6 0.11% 99.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-187 1 0.02% 99.61% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191 3 0.05% 99.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-195 1 0.02% 99.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::196-199 7 0.12% 99.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-219 2 0.04% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::220-223 1 0.02% 99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-227 1 0.02% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::228-231 5 0.09% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::232-235 1 0.02% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::240-243 1 0.02% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 5620 # Writes before turning the bus around for reads
system.physmem.totQLat 4128600500 # Total ticks spent queuing
system.physmem.totMemAccLat 11845594250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2057865000 # Total ticks spent in databus transfers
system.physmem.avgQLat 10031.27 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 28781.27 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 13.81 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 4.17 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 13.81 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 4.17 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.14 # Data bus utilization in percentage
system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 2.21 # Average read queue length when enqueuing
system.physmem.avgWrQLen 25.72 # Average write queue length when enqueuing
system.physmem.readRowHits 370844 # Number of row buffer hits during reads
system.physmem.writeRowHits 99842 # Number of row buffer hits during writes
system.physmem.readRowHitRate 90.10 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 80.35 # Row buffer hit rate for writes
system.physmem.avgGap 3560014.96 # Average gap between requests
system.physmem.pageHitRate 87.84 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 245019600 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 133691250 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1608188400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 402589440 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 124619576640 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 57486510675 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1094357699250 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 1278853275255 # Total energy per rank (pJ)
system.physmem_0.averagePower 670.267627 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 1820391723000 # Time in different power states
system.physmem_0.memoryStateTime::REF 63711440000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 23872193000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 247287600 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 134928750 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1601652000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 402194160 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 124619576640 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 57648050955 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1094215997250 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 1278869687355 # Total energy per rank (pJ)
system.physmem_1.averagePower 670.276229 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 1820158780750 # Time in different power states
system.physmem_1.memoryStateTime::REF 63711440000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 24103898000 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu0.branchPred.lookups 11788808 # Number of BP lookups
system.cpu0.branchPred.condPredicted 10301623 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 235567 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 7623393 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 4144660 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 54.367655 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 590548 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 12472 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 7021210 # DTB read hits
system.cpu0.dtb.read_misses 28922 # DTB read misses
system.cpu0.dtb.read_acv 549 # DTB read access violations
system.cpu0.dtb.read_accesses 680178 # DTB read accesses
system.cpu0.dtb.write_hits 4516223 # DTB write hits
system.cpu0.dtb.write_misses 6969 # DTB write misses
system.cpu0.dtb.write_acv 383 # DTB write access violations
system.cpu0.dtb.write_accesses 234540 # DTB write accesses
system.cpu0.dtb.data_hits 11537433 # DTB hits
system.cpu0.dtb.data_misses 35891 # DTB misses
system.cpu0.dtb.data_acv 932 # DTB access violations
system.cpu0.dtb.data_accesses 914718 # DTB accesses
system.cpu0.itb.fetch_hits 1192769 # ITB hits
system.cpu0.itb.fetch_misses 29243 # ITB misses
system.cpu0.itb.fetch_acv 632 # ITB acv
system.cpu0.itb.fetch_accesses 1222012 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numCycles 94258709 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 18560589 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 53027757 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 11788808 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 4735208 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 69979824 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 806070 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 422 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles 25803 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 1456351 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 296845 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 178 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 6342869 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 170274 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples 90723047 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.584501 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 1.854201 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 80634947 88.88% 88.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 672953 0.74% 89.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 1448081 1.60% 91.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 584574 0.64% 91.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 2111688 2.33% 94.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 463915 0.51% 94.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 450869 0.50% 95.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 614781 0.68% 95.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 3741239 4.12% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 90723047 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.125069 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.562577 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 14977569 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 67686915 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 6257157 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 1423439 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 377966 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 370983 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 25389 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 46677806 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 79994 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 377966 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 15660908 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 46083028 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 14369152 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 6948168 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 7283823 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 45068314 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 191995 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 1547824 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents 115834 # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents 4229403 # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands 30289226 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 55138176 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 55047778 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 82793 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 26689501 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 3599717 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 1126936 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 168790 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 10038208 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 7066684 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 4739993 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1073845 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 760534 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 40346624 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 1418133 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 39715880 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 51531 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 4979263 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 2318512 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 978590 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 90723047 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.437771 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.168840 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 74240349 81.83% 81.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 7278177 8.02% 89.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3014429 3.32% 93.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2002130 2.21% 95.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 2057446 2.27% 97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 1059416 1.17% 98.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 709655 0.78% 99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 273899 0.30% 99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 87546 0.10% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 90723047 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 128942 17.20% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 362987 48.42% 65.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 257779 34.38% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 3788 0.01% 0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 27155018 68.37% 68.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 40485 0.10% 68.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 25259 0.06% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 1883 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 7282480 18.34% 86.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 4576355 11.52% 98.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 630612 1.59% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 39715880 # Type of FU issued
system.cpu0.iq.rate 0.421350 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 749708 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.018877 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 170597233 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 46586090 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 38643243 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 358812 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 172505 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 165745 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 40269961 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 191839 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 469267 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 864378 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 3380 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 14864 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 401917 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 11804 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 365714 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 377966 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 43619498 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 675796 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 44202753 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 88904 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 7066684 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 4739993 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 1257449 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 23012 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 538948 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 14864 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 117466 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 265776 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 383242 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 39342618 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 7067139 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 373261 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 2437996 # number of nop insts executed
system.cpu0.iew.exec_refs 11599884 # number of memory reference insts executed
system.cpu0.iew.exec_branches 6171265 # Number of branches executed
system.cpu0.iew.exec_stores 4532745 # Number of stores executed
system.cpu0.iew.exec_rate 0.417390 # Inst execution rate
system.cpu0.iew.wb_sent 38908729 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 38808988 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 20149850 # num instructions producing a value
system.cpu0.iew.wb_consumers 27578035 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.411728 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.730649 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 5183738 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 439543 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 349838 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 89803768 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.433386 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.354442 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 76032999 84.67% 84.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 5542678 6.17% 90.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 2869062 3.19% 94.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 1578965 1.76% 95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 1284314 1.43% 97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 412798 0.46% 97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 324191 0.36% 98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 314453 0.35% 98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1444308 1.61% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 89803768 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 38919724 # Number of instructions committed
system.cpu0.commit.committedOps 38919724 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 10540382 # Number of memory references committed
system.cpu0.commit.loads 6202306 # Number of loads committed
system.cpu0.commit.membars 144405 # Number of memory barriers committed
system.cpu0.commit.branches 5839773 # Number of branches committed
system.cpu0.commit.fp_insts 162063 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 36166381 # Number of committed integer instructions.
system.cpu0.commit.function_calls 471449 # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass 2138002 5.49% 5.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu 25394964 65.25% 70.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult 39484 0.10% 70.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv 0 0.00% 70.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd 24801 0.06% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv 1883 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead 6346711 16.31% 87.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite 4343267 11.16% 98.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess 630612 1.62% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total 38919724 # Class of committed instruction
system.cpu0.commit.bw_lim_events 1444308 # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads 132264444 # The number of ROB reads
system.cpu0.rob.rob_writes 89122078 # The number of ROB writes
system.cpu0.timesIdled 337516 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 3535662 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 3721701460 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 36785489 # Number of Instructions Simulated
system.cpu0.committedOps 36785489 # Number of Ops (including micro ops) Simulated
system.cpu0.cpi 2.562388 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.562388 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.390261 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.390261 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 51878765 # number of integer regfile reads
system.cpu0.int_regfile_writes 28204778 # number of integer regfile writes
system.cpu0.fp_regfile_reads 81728 # number of floating regfile reads
system.cpu0.fp_regfile_writes 81429 # number of floating regfile writes
system.cpu0.misc_regfile_reads 1387632 # number of misc regfile reads
system.cpu0.misc_regfile_writes 636485 # number of misc regfile writes
system.cpu0.dcache.tags.replacements 898491 # number of replacements
system.cpu0.dcache.tags.tagsinuse 481.994698 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 8012262 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 899003 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 8.912386 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 26393500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 481.994698 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.941396 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.941396 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 236 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 226 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 50 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 43230678 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 43230678 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 5046736 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 5046736 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 2679789 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 2679789 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 129628 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 129628 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 149296 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 149296 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 7726525 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 7726525 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 7726525 # number of overall hits
system.cpu0.dcache.overall_hits::total 7726525 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 1067598 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1067598 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1496200 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1496200 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 12202 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 12202 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 769 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 769 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 2563798 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 2563798 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 2563798 # number of overall misses
system.cpu0.dcache.overall_misses::total 2563798 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 32014122500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 32014122500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 69455032918 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 69455032918 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 190587000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 190587000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 5445000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 5445000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 101469155418 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 101469155418 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 101469155418 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 101469155418 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 6114334 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 6114334 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4175989 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4175989 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 141830 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 141830 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 150065 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 150065 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 10290323 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 10290323 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 10290323 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 10290323 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.174606 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.174606 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.358286 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.358286 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.086033 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.086033 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.005124 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.005124 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.249147 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.249147 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.249147 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.249147 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 29987.057394 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29987.057394 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 46420.955031 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46420.955031 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15619.324701 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15619.324701 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7080.624187 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7080.624187 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 39577.671649 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39577.671649 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 39577.671649 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39577.671649 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 4094264 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 5021 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 103728 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 94 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 39.471155 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 53.414894 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 426068 # number of writebacks
system.cpu0.dcache.writebacks::total 426068 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 384761 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 384761 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1282051 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1282051 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 3514 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 3514 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1666812 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1666812 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1666812 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1666812 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 682837 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 682837 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 214149 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 214149 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8688 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8688 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 769 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 769 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 896986 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 896986 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 896986 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 896986 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 4777 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 4777 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 8020 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 8020 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 12797 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 12797 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 25205904500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25205904500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 10851652245 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10851652245 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 107603000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 107603000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 4676000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 4676000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 36057556745 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 36057556745 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 36057556745 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 36057556745 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1013290500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1013290500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1707574498 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1707574498 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2720864998 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2720864998 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.111678 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.111678 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051281 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051281 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.061256 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.061256 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.005124 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.005124 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.087168 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.087168 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.087168 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.087168 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 36913.501319 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36913.501319 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 50673.373422 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50673.373422 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12385.244015 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12385.244015 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 6080.624187 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 6080.624187 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 40198.572492 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40198.572492 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 40198.572492 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40198.572492 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 212118.589073 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 212118.589073 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 212914.525935 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 212914.525935 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 212617.410174 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 212617.410174 # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 615978 # number of replacements
system.cpu0.icache.tags.tagsinuse 508.684225 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 5692804 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 616490 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 9.234220 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 28149663500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.684225 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.993524 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.993524 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 20 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 430 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 6959538 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 6959538 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 5692804 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 5692804 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 5692804 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 5692804 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 5692804 # number of overall hits
system.cpu0.icache.overall_hits::total 5692804 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 650065 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 650065 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 650065 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 650065 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 650065 # number of overall misses
system.cpu0.icache.overall_misses::total 650065 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 9309214992 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 9309214992 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 9309214992 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 9309214992 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 9309214992 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 9309214992 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 6342869 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 6342869 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 6342869 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 6342869 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 6342869 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 6342869 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.102488 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.102488 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.102488 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.102488 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.102488 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.102488 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14320.437175 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14320.437175 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14320.437175 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14320.437175 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14320.437175 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14320.437175 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 3481 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 166 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 20.969880 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 33396 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 33396 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 33396 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 33396 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 33396 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 33396 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 616669 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 616669 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 616669 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 616669 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 616669 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 616669 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8251915495 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 8251915495 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8251915495 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 8251915495 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8251915495 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 8251915495 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.097222 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.097222 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.097222 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.097222 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.097222 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.097222 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13381.433954 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13381.433954 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13381.433954 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13381.433954 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13381.433954 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13381.433954 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 7710185 # Number of BP lookups
system.cpu1.branchPred.condPredicted 6710334 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 163097 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 4502045 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 2070765 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 45.996097 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 394984 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 11166 # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 4026297 # DTB read hits
system.cpu1.dtb.read_misses 14233 # DTB read misses
system.cpu1.dtb.read_acv 6 # DTB read access violations
system.cpu1.dtb.read_accesses 293572 # DTB read accesses
system.cpu1.dtb.write_hits 2497972 # DTB write hits
system.cpu1.dtb.write_misses 2408 # DTB write misses
system.cpu1.dtb.write_acv 37 # DTB write access violations
system.cpu1.dtb.write_accesses 109195 # DTB write accesses
system.cpu1.dtb.data_hits 6524269 # DTB hits
system.cpu1.dtb.data_misses 16641 # DTB misses
system.cpu1.dtb.data_acv 43 # DTB access violations
system.cpu1.dtb.data_accesses 402767 # DTB accesses
system.cpu1.itb.fetch_hits 750930 # ITB hits
system.cpu1.itb.fetch_misses 5383 # ITB misses
system.cpu1.itb.fetch_acv 53 # ITB acv
system.cpu1.itb.fetch_accesses 756313 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numCycles 34369930 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 13361598 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 30714280 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 7710185 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 2465749 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 18120966 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 547594 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 46 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles 23797 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 211021 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 198154 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 54 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 3304195 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 117193 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples 32189433 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.954173 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.349586 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 26750456 83.10% 83.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 307184 0.95% 84.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 618506 1.92% 85.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 382121 1.19% 87.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 801179 2.49% 89.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 249293 0.77% 90.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 334783 1.04% 91.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 403446 1.25% 92.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 2342465 7.28% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 32189433 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.224329 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.893638 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 11124412 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 16339992 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 3934359 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 534571 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 256098 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 250042 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 17822 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 25897409 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 55799 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 256098 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 11423416 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 4918911 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 9329125 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 4131002 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 2130879 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 24789451 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 5724 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 540758 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents 43054 # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents 820253 # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands 16289258 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 29487961 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 29391972 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 88964 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 13777657 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 2511601 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 753305 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 82405 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 4252225 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 4127805 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 2629581 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 507300 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 331297 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 21789875 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 948507 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 21283611 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 28389 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 3414486 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 1484281 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 680406 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 32189433 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.661199 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.387208 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 23533399 73.11% 73.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 3630192 11.28% 84.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 1573878 4.89% 89.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 1186258 3.69% 92.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 1178148 3.66% 96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 546160 1.70% 98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 337865 1.05% 99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 151957 0.47% 99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 51576 0.16% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 32189433 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 80499 16.46% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 16.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 246874 50.47% 66.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 161807 33.08% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 3518 0.02% 0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 14071465 66.11% 66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 30174 0.14% 66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 13456 0.06% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 1759 0.01% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 4194422 19.71% 86.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 2532925 11.90% 97.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 435892 2.05% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 21283611 # Type of FU issued
system.cpu1.iq.rate 0.619251 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 489180 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.022984 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 74907239 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 25989017 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 20583813 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 366985 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 171482 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 168729 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 21571772 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 197501 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 207443 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 572592 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 1888 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 7837 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 247159 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 7441 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 131088 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 256098 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 4050515 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 319306 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 24169619 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 59065 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 4127805 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 2629581 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 846465 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 33159 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 202940 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 7837 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 80858 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 187737 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 268595 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 21021510 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 4051663 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 262101 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 1431237 # number of nop insts executed
system.cpu1.iew.exec_refs 6560061 # number of memory reference insts executed
system.cpu1.iew.exec_branches 3322997 # Number of branches executed
system.cpu1.iew.exec_stores 2508398 # Number of stores executed
system.cpu1.iew.exec_rate 0.611625 # Inst execution rate
system.cpu1.iew.wb_sent 20805592 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 20752542 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 10210202 # num instructions producing a value
system.cpu1.iew.wb_consumers 14612629 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.603799 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.698725 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 3582987 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 268101 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 243613 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 31565232 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.650241 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.623237 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 24282945 76.93% 76.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 2976975 9.43% 86.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 1587723 5.03% 91.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 771361 2.44% 93.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 532421 1.69% 95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 258990 0.82% 96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 207817 0.66% 97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 189047 0.60% 97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 757953 2.40% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 31565232 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 20524993 # Number of instructions committed
system.cpu1.commit.committedOps 20524993 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 5937635 # Number of memory references committed
system.cpu1.commit.loads 3555213 # Number of loads committed
system.cpu1.commit.membars 92415 # Number of memory barriers committed
system.cpu1.commit.branches 3082130 # Number of branches committed
system.cpu1.commit.fp_insts 166998 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 18893824 # Number of committed integer instructions.
system.cpu1.commit.function_calls 318960 # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass 1204616 5.87% 5.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu 12808497 62.40% 68.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult 29745 0.14% 68.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv 0 0.00% 68.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd 13451 0.07% 68.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 68.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 68.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult 0 0.00% 68.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv 1759 0.01% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 68.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead 3647628 17.77% 86.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite 2383405 11.61% 97.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess 435892 2.12% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total 20524993 # Class of committed instruction
system.cpu1.commit.bw_lim_events 757953 # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads 54833276 # The number of ROB reads
system.cpu1.rob.rob_writes 48835744 # The number of ROB writes
system.cpu1.timesIdled 276866 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 2180497 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 3780899978 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 19323895 # Number of Instructions Simulated
system.cpu1.committedOps 19323895 # Number of Ops (including micro ops) Simulated
system.cpu1.cpi 1.778623 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 1.778623 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.562233 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.562233 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 27142723 # number of integer regfile reads
system.cpu1.int_regfile_writes 14810250 # number of integer regfile writes
system.cpu1.fp_regfile_reads 88193 # number of floating regfile reads
system.cpu1.fp_regfile_writes 88824 # number of floating regfile writes
system.cpu1.misc_regfile_reads 1272248 # number of misc regfile reads
system.cpu1.misc_regfile_writes 377130 # number of misc regfile writes
system.cpu1.dcache.tags.replacements 561653 # number of replacements
system.cpu1.dcache.tags.tagsinuse 496.197725 # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs 4717582 # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs 561970 # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs 8.394722 # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle 37149185000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data 496.197725 # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data 0.969136 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total 0.969136 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024 317 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2 317 # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024 0.619141 # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses 24916279 # Number of tag accesses
system.cpu1.dcache.tags.data_accesses 24916279 # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data 2844065 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 2844065 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 1751257 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 1751257 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 62172 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 62172 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 69860 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 69860 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 4595322 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 4595322 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 4595322 # number of overall hits
system.cpu1.dcache.overall_hits::total 4595322 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 792097 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 792097 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 552973 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 552973 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14160 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 14160 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 786 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 786 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 1345070 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 1345070 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 1345070 # number of overall misses
system.cpu1.dcache.overall_misses::total 1345070 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 10154789500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10154789500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 16820667860 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 16820667860 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 217520000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 217520000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 6395000 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 6395000 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 26975457360 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 26975457360 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 26975457360 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 26975457360 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 3636162 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 3636162 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 2304230 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 2304230 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 76332 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 76332 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 70646 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 70646 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 5940392 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 5940392 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 5940392 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 5940392 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.217839 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.217839 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.239982 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.239982 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.185505 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.185505 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.011126 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.011126 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.226428 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.226428 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.226428 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.226428 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12820.133771 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12820.133771 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 30418.606080 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30418.606080 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15361.581921 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15361.581921 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8136.132316 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 8136.132316 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20055.058369 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20055.058369 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20055.058369 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20055.058369 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 765854 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 810 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 36939 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 18 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 20.732938 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 45 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 435263 # number of writebacks
system.cpu1.dcache.writebacks::total 435263 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 332265 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 332265 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 455576 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 455576 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 2707 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 2707 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 787841 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 787841 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 787841 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 787841 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 459832 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 459832 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 97397 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 97397 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 11453 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 11453 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 786 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 786 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 557229 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 557229 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 557229 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 557229 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 2425 # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total 2425 # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 4340 # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total 4340 # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 6765 # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total 6765 # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 5761115500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5761115500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2818212839 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2818212839 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 135759000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 135759000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 5609000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 5609000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8579328339 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 8579328339 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8579328339 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 8579328339 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 499447000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 499447000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 957710500 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 957710500 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1457157500 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1457157500 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.126461 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.126461 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.042269 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.042269 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.150042 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.150042 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.011126 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.011126 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.093803 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.093803 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.093803 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.093803 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12528.739844 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12528.739844 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28935.314630 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28935.314630 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11853.575482 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11853.575482 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 7136.132316 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 7136.132316 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15396.413932 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15396.413932 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15396.413932 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15396.413932 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 205957.525773 # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205957.525773 # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 220670.622120 # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220670.622120 # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 215396.526238 # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 215396.526238 # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements 499853 # number of replacements
system.cpu1.icache.tags.tagsinuse 504.618896 # Cycle average of tags in use
system.cpu1.icache.tags.total_refs 2783346 # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs 500364 # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs 5.562642 # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle 48744804500 # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst 504.618896 # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst 0.985584 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total 0.985584 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2 511 # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses 3804626 # Number of tag accesses
system.cpu1.icache.tags.data_accesses 3804626 # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst 2783351 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 2783351 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 2783351 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 2783351 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 2783351 # number of overall hits
system.cpu1.icache.overall_hits::total 2783351 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 520843 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 520843 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 520843 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 520843 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 520843 # number of overall misses
system.cpu1.icache.overall_misses::total 520843 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7005360499 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 7005360499 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 7005360499 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 7005360499 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 7005360499 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 7005360499 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 3304194 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 3304194 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 3304194 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 3304194 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 3304194 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 3304194 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.157631 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.157631 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.157631 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.157631 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.157631 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.157631 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13450.042525 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13450.042525 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13450.042525 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13450.042525 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13450.042525 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13450.042525 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 1720 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 65 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 26.461538 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 20411 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 20411 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 20411 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 20411 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 20411 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 20411 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 500432 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 500432 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 500432 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 500432 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 500432 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 500432 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 6297993499 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 6297993499 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 6297993499 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 6297993499 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 6297993499 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 6297993499 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.151454 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.151454 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.151454 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.151454 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.151454 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.151454 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12585.113460 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12585.113460 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12585.113460 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12585.113460 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12585.113460 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12585.113460 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq 7377 # Transaction distribution
system.iobus.trans_dist::ReadResp 7377 # Transaction distribution
system.iobus.trans_dist::WriteReq 53912 # Transaction distribution
system.iobus.trans_dist::WriteResp 53912 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 10518 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 480 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6674 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 39124 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83454 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 83454 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 122578 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 42072 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 1920 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4194 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 68315 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661624 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total 2661624 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2729939 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 9868000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 359000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 13505000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 2450000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 5167000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer29.occupancy 216085248 # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 26764000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 41950000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 41701 # number of replacements
system.iocache.tags.tagsinuse 0.804902 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41717 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1711319254000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 0.804902 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.050306 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.050306 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375543 # Number of tag accesses
system.iocache.tags.data_accesses 375543 # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide 175 # number of ReadReq misses
system.iocache.ReadReq_misses::total 175 # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide 175 # number of demand (read+write) misses
system.iocache.demand_misses::total 175 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 175 # number of overall misses
system.iocache.overall_misses::total 175 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 25392883 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 25392883 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide 4907312365 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 4907312365 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 25392883 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 25392883 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 25392883 # number of overall miss cycles
system.iocache.overall_miss_latency::total 25392883 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 175 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 175 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 175 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 175 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 175 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 175 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 145102.188571 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 145102.188571 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118100.509362 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118100.509362 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 145102.188571 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 145102.188571 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 145102.188571 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 145102.188571 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41526 # number of writebacks
system.iocache.writebacks::total 41526 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 175 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 175 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 175 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 175 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 175 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 175 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 16642883 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 16642883 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2829712365 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 2829712365 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 16642883 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 16642883 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 16642883 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 16642883 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 95102.188571 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 95102.188571 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68100.509362 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68100.509362 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 95102.188571 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 95102.188571 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 95102.188571 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 95102.188571 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 346141 # number of replacements
system.l2c.tags.tagsinuse 65297.340756 # Cycle average of tags in use
system.l2c.tags.total_refs 4025883 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 411324 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 9.787620 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 7535768000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 53443.709143 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 4213.616295 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 5688.285915 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 1375.831057 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 575.898345 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.815486 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.064295 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.086796 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.020994 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.008788 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.996358 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 65183 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 228 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 2225 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 5965 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 6968 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 49797 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.994614 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 38794162 # Number of tag accesses
system.l2c.tags.data_accesses 38794162 # Number of data accesses
system.l2c.Writeback_hits::writebacks 861331 # number of Writeback hits
system.l2c.Writeback_hits::total 861331 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 141 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 80 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 221 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 38 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 36 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 74 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 115055 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 78240 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 193295 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 604919 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 496677 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 1101596 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 403562 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 443803 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 847365 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.inst 604919 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 518617 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 496677 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 522043 # number of demand (read+write) hits
system.l2c.demand_hits::total 2142256 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 604919 # number of overall hits
system.l2c.overall_hits::cpu0.data 518617 # number of overall hits
system.l2c.overall_hits::cpu1.inst 496677 # number of overall hits
system.l2c.overall_hits::cpu1.data 522043 # number of overall hits
system.l2c.overall_hits::total 2142256 # number of overall hits
system.l2c.UpgradeReq_misses::cpu0.data 2583 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 538 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 3121 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 69 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 100 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 169 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 105448 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 17488 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 122936 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 11627 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 3714 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 15341 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 272098 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 2179 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 274277 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.inst 11627 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 377546 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 3714 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 19667 # number of demand (read+write) misses
system.l2c.demand_misses::total 412554 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 11627 # number of overall misses
system.l2c.overall_misses::cpu0.data 377546 # number of overall misses
system.l2c.overall_misses::cpu1.inst 3714 # number of overall misses
system.l2c.overall_misses::cpu1.data 19667 # number of overall misses
system.l2c.overall_misses::total 412554 # number of overall misses
system.l2c.UpgradeReq_miss_latency::cpu0.data 1390000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 1722000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 3112000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 341500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 214500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 556000 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 9317536000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 1807849000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 11125385000 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu0.inst 964295500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 315495500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 1279791000 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data 19840935500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 172644000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 20013579500 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 964295500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 29158471500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 315495500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1980493000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 32418755500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 964295500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 29158471500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 315495500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1980493000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 32418755500 # number of overall miss cycles
system.l2c.Writeback_accesses::writebacks 861331 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 861331 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 2724 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 618 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 3342 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 107 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 136 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 243 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 220503 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 95728 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 316231 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 616546 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 500391 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1116937 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 675660 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 445982 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 1121642 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 616546 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 896163 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 500391 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 541710 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2554810 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 616546 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 896163 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 500391 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 541710 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2554810 # number of overall (read+write) accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.948238 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.870550 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.933872 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.644860 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.735294 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.695473 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.478216 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.182684 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.388754 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.018858 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.007422 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.013735 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.402714 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.004886 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.244532 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.018858 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.421292 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.007422 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.036305 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.161481 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.018858 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.421292 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.007422 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.036305 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.161481 # miss rate for overall accesses
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 538.133953 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3200.743494 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 997.116309 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 4949.275362 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 2145 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 3289.940828 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 88361.429330 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 103376.543916 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 90497.372617 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 82935.881999 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 84947.630587 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 83422.918975 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 72918.343758 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 79230.839835 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 72968.493530 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 82935.881999 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 77231.573106 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 84947.630587 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 100701.327096 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 78580.635505 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 82935.881999 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 77231.573106 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 84947.630587 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 100701.327096 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 78580.635505 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 82738 # number of writebacks
system.l2c.writebacks::total 82738 # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu0.inst 1 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 17 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 18 # number of ReadCleanReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu1.data 1 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::total 1 # number of ReadSharedReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 17 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 19 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 19 # number of overall MSHR hits
system.l2c.CleanEvict_mshr_misses::writebacks 356 # number of CleanEvict MSHR misses
system.l2c.CleanEvict_mshr_misses::total 356 # number of CleanEvict MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 2583 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 538 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 3121 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 69 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 100 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 169 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 105448 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 17488 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 122936 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 11626 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 3697 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 15323 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data 272098 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 2178 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 274276 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 11626 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 377546 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 3697 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 19666 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 412535 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 11626 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 377546 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 3697 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 19666 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 412535 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu0.data 4777 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 2425 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 7202 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu0.data 8020 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 4340 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 12360 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu0.data 12797 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 6765 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 19562 # number of overall MSHR uncacheable misses
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 53861495 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 11082500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 64943995 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 1433500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 2068000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 3501500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 8263056000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1632969000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 9896025000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 847954500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 277279000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 1125233500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17126346500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 197172000 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 17323518500 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 847954500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 25389402500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 277279000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 1830141000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 28344777000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 847954500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 25389402500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 277279000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 1830141000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 28344777000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 953578000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 469134500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 1422712500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1615175500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 905955000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 2521130500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 2568753500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1375089500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 3943843000 # number of overall MSHR uncacheable cycles
system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.948238 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.870550 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.933872 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.644860 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.735294 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.695473 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.478216 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.182684 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.388754 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.018857 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.007388 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013719 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.402714 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.004884 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.244531 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018857 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.421292 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007388 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.036304 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.161474 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018857 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.421292 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007388 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.036304 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.161474 # mshr miss rate for overall accesses
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20852.301587 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20599.442379 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 20808.713553 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20775.362319 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20680 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 20718.934911 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 78361.429330 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 93376.543916 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 80497.372617 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 72936.048512 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 75001.081958 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 73434.281799 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 62941.831619 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 90528.925620 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63160.898146 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72936.048512 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 67248.500845 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75001.081958 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 93061.171565 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 68708.781073 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72936.048512 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 67248.500845 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75001.081958 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 93061.171565 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 68708.781073 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 199618.589073 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 193457.525773 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 197544.084976 # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 201393.453865 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 208745.391705 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 203974.959547 # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 200730.913495 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 203265.262380 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 201607.350987 # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 7202 # Transaction distribution
system.membus.trans_dist::ReadResp 296546 # Transaction distribution
system.membus.trans_dist::WriteReq 12360 # Transaction distribution
system.membus.trans_dist::WriteResp 12360 # Transaction distribution
system.membus.trans_dist::Writeback 124264 # Transaction distribution
system.membus.trans_dist::CleanEvict 262871 # Transaction distribution
system.membus.trans_dist::UpgradeReq 5279 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 1481 # Transaction distribution
system.membus.trans_dist::UpgradeResp 3452 # Transaction distribution
system.membus.trans_dist::ReadExReq 122900 # Transaction distribution
system.membus.trans_dist::ReadExResp 122774 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 289774 # Transaction distribution
system.membus.trans_dist::BadAddressError 430 # Transaction distribution
system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 39124 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1179542 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 860 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 1219526 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124833 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 124833 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1344359 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 68315 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31641920 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 31710235 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2658624 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2658624 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 34368859 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 3872 # Total snoops (count)
system.membus.snoop_fanout::samples 867863 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 867863 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 867863 # Request fanout histogram
system.membus.reqLayer0.occupancy 35224999 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 1361324691 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer2.occupancy 531000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 2190703579 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 72073655 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.trans_dist::ReadReq 7202 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2275897 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 12360 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 12360 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 985613 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 1602095 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 5338 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 1555 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 6893 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 317171 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 317171 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1117101 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 1152039 # Transaction distribution
system.toL2Bus.trans_dist::BadAddressError 430 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1728214 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2704934 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1334787 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1622621 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 7390556 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 39458944 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 84672718 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 32025024 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 62527373 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 218684059 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 464381 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 5618153 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 3.076464 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.265739 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 5188566 92.35% 92.35% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 429587 7.65% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 5618153 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 3461836914 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 240000 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 925515973 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 1363977262 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 751744303 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 856189885 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 4815 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 139340 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 45519 38.89% 38.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 133 0.11% 39.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1927 1.65% 40.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30 16 0.01% 40.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 69446 59.33% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 117041 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 44932 48.88% 48.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 133 0.14% 49.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1927 2.10% 51.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30 16 0.02% 51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 44917 48.86% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 91925 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1870471244000 98.03% 98.03% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 61392000 0.00% 98.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 548913500 0.03% 98.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30 8511500 0.00% 98.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 36889187000 1.93% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1907979248000 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.987104 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.646790 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total 0.785409 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 8 3.56% 3.56% # number of syscalls executed
system.cpu0.kern.syscall::3 19 8.44% 12.00% # number of syscalls executed
system.cpu0.kern.syscall::4 4 1.78% 13.78% # number of syscalls executed
system.cpu0.kern.syscall::6 33 14.67% 28.44% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.44% 28.89% # number of syscalls executed
system.cpu0.kern.syscall::17 9 4.00% 32.89% # number of syscalls executed
system.cpu0.kern.syscall::19 10 4.44% 37.33% # number of syscalls executed
system.cpu0.kern.syscall::20 6 2.67% 40.00% # number of syscalls executed
system.cpu0.kern.syscall::23 1 0.44% 40.44% # number of syscalls executed
system.cpu0.kern.syscall::24 3 1.33% 41.78% # number of syscalls executed
system.cpu0.kern.syscall::33 7 3.11% 44.89% # number of syscalls executed
system.cpu0.kern.syscall::41 2 0.89% 45.78% # number of syscalls executed
system.cpu0.kern.syscall::45 36 16.00% 61.78% # number of syscalls executed
system.cpu0.kern.syscall::47 3 1.33% 63.11% # number of syscalls executed
system.cpu0.kern.syscall::48 10 4.44% 67.56% # number of syscalls executed
system.cpu0.kern.syscall::54 10 4.44% 72.00% # number of syscalls executed
system.cpu0.kern.syscall::58 1 0.44% 72.44% # number of syscalls executed
system.cpu0.kern.syscall::59 6 2.67% 75.11% # number of syscalls executed
system.cpu0.kern.syscall::71 25 11.11% 86.22% # number of syscalls executed
system.cpu0.kern.syscall::73 3 1.33% 87.56% # number of syscalls executed
system.cpu0.kern.syscall::74 6 2.67% 90.22% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.44% 90.67% # number of syscalls executed
system.cpu0.kern.syscall::90 3 1.33% 92.00% # number of syscalls executed
system.cpu0.kern.syscall::92 9 4.00% 96.00% # number of syscalls executed
system.cpu0.kern.syscall::97 2 0.89% 96.89% # number of syscalls executed
system.cpu0.kern.syscall::98 2 0.89% 97.78% # number of syscalls executed
system.cpu0.kern.syscall::132 1 0.44% 98.22% # number of syscalls executed
system.cpu0.kern.syscall::144 2 0.89% 99.11% # number of syscalls executed
system.cpu0.kern.syscall::147 2 0.89% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 225 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir 104 0.08% 0.08% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.09% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.09% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx 2293 1.85% 1.93% # number of callpals executed
system.cpu0.kern.callpal::tbi 50 0.04% 1.97% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.01% 1.98% # number of callpals executed
system.cpu0.kern.callpal::swpipl 110963 89.30% 91.28% # number of callpals executed
system.cpu0.kern.callpal::rdps 6296 5.07% 96.35% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 96.35% # number of callpals executed
system.cpu0.kern.callpal::wrusp 3 0.00% 96.35% # number of callpals executed
system.cpu0.kern.callpal::rdusp 9 0.01% 96.36% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 96.36% # number of callpals executed
system.cpu0.kern.callpal::rti 4002 3.22% 99.58% # number of callpals executed
system.cpu0.kern.callpal::callsys 382 0.31% 99.89% # number of callpals executed
system.cpu0.kern.callpal::imb 138 0.11% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 124254 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 5723 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1342 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1341
system.cpu0.kern.mode_good::user 1342
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.234318 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total 0.379759 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1905987592000 99.90% 99.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 1991648000 0.10% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 2294 # number of times the context was actually changed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 3855 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 98215 # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0 36112 40.36% 40.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22 1925 2.15% 42.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30 104 0.12% 42.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31 51325 57.37% 100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total 89466 # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0 35322 48.67% 48.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22 1925 2.65% 51.33% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30 104 0.14% 51.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31 35218 48.53% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total 72569 # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0 1870768654000 98.07% 98.07% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22 540231000 0.03% 98.10% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30 48911000 0.00% 98.10% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31 36277143500 1.90% 100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total 1907634939500 # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0 0.978124 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.686176 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total 0.811135 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3 11 10.89% 10.89% # number of syscalls executed
system.cpu1.kern.syscall::6 9 8.91% 19.80% # number of syscalls executed
system.cpu1.kern.syscall::15 1 0.99% 20.79% # number of syscalls executed
system.cpu1.kern.syscall::17 6 5.94% 26.73% # number of syscalls executed
system.cpu1.kern.syscall::23 3 2.97% 29.70% # number of syscalls executed
system.cpu1.kern.syscall::24 3 2.97% 32.67% # number of syscalls executed
system.cpu1.kern.syscall::33 4 3.96% 36.63% # number of syscalls executed
system.cpu1.kern.syscall::45 18 17.82% 54.46% # number of syscalls executed
system.cpu1.kern.syscall::47 3 2.97% 57.43% # number of syscalls executed
system.cpu1.kern.syscall::59 1 0.99% 58.42% # number of syscalls executed
system.cpu1.kern.syscall::71 29 28.71% 87.13% # number of syscalls executed
system.cpu1.kern.syscall::74 10 9.90% 97.03% # number of syscalls executed
system.cpu1.kern.syscall::132 3 2.97% 100.00% # number of syscalls executed
system.cpu1.kern.syscall::total 101 # number of syscalls executed
system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir 16 0.02% 0.02% # number of callpals executed
system.cpu1.kern.callpal::wrmces 1 0.00% 0.02% # number of callpals executed
system.cpu1.kern.callpal::wrfen 1 0.00% 0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx 1949 2.12% 2.14% # number of callpals executed
system.cpu1.kern.callpal::tbi 3 0.00% 2.14% # number of callpals executed
system.cpu1.kern.callpal::wrent 7 0.01% 2.15% # number of callpals executed
system.cpu1.kern.callpal::swpipl 84230 91.49% 93.64% # number of callpals executed
system.cpu1.kern.callpal::rdps 2466 2.68% 96.32% # number of callpals executed
system.cpu1.kern.callpal::wrkgp 1 0.00% 96.32% # number of callpals executed
system.cpu1.kern.callpal::wrusp 4 0.00% 96.32% # number of callpals executed
system.cpu1.kern.callpal::whami 3 0.00% 96.33% # number of callpals executed
system.cpu1.kern.callpal::rti 3206 3.48% 99.81% # number of callpals executed
system.cpu1.kern.callpal::callsys 133 0.14% 99.95% # number of callpals executed
system.cpu1.kern.callpal::imb 42 0.05% 100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.callpal::total 92064 # number of callpals executed
system.cpu1.kern.mode_switch::kernel 2331 # number of protection mode switches
system.cpu1.kern.mode_switch::user 395 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 2054 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 461
system.cpu1.kern.mode_good::user 395
system.cpu1.kern.mode_good::idle 66
system.cpu1.kern.mode_switch_good::kernel 0.197769 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.032132 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total 0.192887 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 42837305000 2.25% 2.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 697376000 0.04% 2.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1863790118000 97.72% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 1950 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|