blob: 7571a76a832263ac8811f89e66c1b77262ae3f2a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.906957 # Number of seconds simulated
sim_ticks 1906956794000 # Number of ticks simulated
final_tick 1906956794000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 101212 # Simulator instruction rate (inst/s)
host_op_rate 101212 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 3411514986 # Simulator tick rate (ticks/s)
host_mem_usage 375140 # Number of bytes of host memory used
host_seconds 558.98 # Real time elapsed on the host
sim_insts 56575230 # Number of instructions simulated
sim_ops 56575230 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.inst 862400 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 24773696 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 117248 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 514752 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 26269056 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 862400 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 117248 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 979648 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7861568 # Number of bytes written to this memory
system.physmem.bytes_written::total 7861568 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst 13475 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 387089 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1832 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 8043 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 410454 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 122837 # Number of write requests responded to by this memory
system.physmem.num_writes::total 122837 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst 452239 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 12991220 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 61484 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 269934 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 503 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 13775381 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 452239 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 61484 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 513723 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 4122573 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 4122573 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 4122573 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 452239 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 12991220 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 61484 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 269934 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 503 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 17897953 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 410454 # Number of read requests accepted
system.physmem.writeReqs 122837 # Number of write requests accepted
system.physmem.readBursts 410454 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 122837 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 26260992 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 8064 # Total number of bytes read from write queue
system.physmem.bytesWritten 7860160 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 26269056 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7861568 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 126 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 46373 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 26161 # Per bank write bursts
system.physmem.perBankRdBursts::1 25973 # Per bank write bursts
system.physmem.perBankRdBursts::2 26108 # Per bank write bursts
system.physmem.perBankRdBursts::3 25765 # Per bank write bursts
system.physmem.perBankRdBursts::4 25066 # Per bank write bursts
system.physmem.perBankRdBursts::5 25574 # Per bank write bursts
system.physmem.perBankRdBursts::6 25905 # Per bank write bursts
system.physmem.perBankRdBursts::7 25241 # Per bank write bursts
system.physmem.perBankRdBursts::8 25825 # Per bank write bursts
system.physmem.perBankRdBursts::9 26325 # Per bank write bursts
system.physmem.perBankRdBursts::10 25290 # Per bank write bursts
system.physmem.perBankRdBursts::11 25205 # Per bank write bursts
system.physmem.perBankRdBursts::12 25472 # Per bank write bursts
system.physmem.perBankRdBursts::13 25390 # Per bank write bursts
system.physmem.perBankRdBursts::14 25632 # Per bank write bursts
system.physmem.perBankRdBursts::15 25396 # Per bank write bursts
system.physmem.perBankWrBursts::0 8442 # Per bank write bursts
system.physmem.perBankWrBursts::1 7958 # Per bank write bursts
system.physmem.perBankWrBursts::2 8052 # Per bank write bursts
system.physmem.perBankWrBursts::3 7723 # Per bank write bursts
system.physmem.perBankWrBursts::4 7027 # Per bank write bursts
system.physmem.perBankWrBursts::5 7199 # Per bank write bursts
system.physmem.perBankWrBursts::6 7428 # Per bank write bursts
system.physmem.perBankWrBursts::7 6815 # Per bank write bursts
system.physmem.perBankWrBursts::8 7536 # Per bank write bursts
system.physmem.perBankWrBursts::9 7897 # Per bank write bursts
system.physmem.perBankWrBursts::10 7294 # Per bank write bursts
system.physmem.perBankWrBursts::11 7366 # Per bank write bursts
system.physmem.perBankWrBursts::12 7733 # Per bank write bursts
system.physmem.perBankWrBursts::13 8096 # Per bank write bursts
system.physmem.perBankWrBursts::14 8387 # Per bank write bursts
system.physmem.perBankWrBursts::15 7862 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 17 # Number of times write queue was full causing retry
system.physmem.totGap 1906952476500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 410454 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 122837 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 317312 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 38231 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 29670 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 25010 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 81 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 13 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1598 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1942 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3765 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4890 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 5527 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6666 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 7378 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 7644 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 9991 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 9263 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 7934 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 8838 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 7312 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7440 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 8857 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 6463 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 6514 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 6086 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 326 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 202 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 187 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 185 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 161 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 196 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 165 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 171 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 175 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 168 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 159 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 145 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 167 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 140 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 153 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 137 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 203 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 137 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 160 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 171 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 149 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 162 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 184 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 121 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 108 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 117 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 130 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 37 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 64857 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 526.098216 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 319.146393 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 416.677441 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 14983 23.10% 23.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 11330 17.47% 40.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 5177 7.98% 48.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 3304 5.09% 53.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2428 3.74% 57.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1616 2.49% 59.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 1474 2.27% 62.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1311 2.02% 64.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 23234 35.82% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 64857 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 5518 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 74.361182 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 2842.300525 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-8191 5515 99.95% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 5518 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 5518 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 22.257158 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.834122 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 22.444866 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-23 4906 88.91% 88.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-31 212 3.84% 92.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-39 76 1.38% 94.13% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-47 18 0.33% 94.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-55 5 0.09% 94.55% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-63 9 0.16% 94.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-71 6 0.11% 94.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-79 17 0.31% 95.13% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-87 11 0.20% 95.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-95 35 0.63% 95.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-103 173 3.14% 99.09% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-111 8 0.14% 99.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-119 1 0.02% 99.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-127 1 0.02% 99.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-135 6 0.11% 99.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-143 2 0.04% 99.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-151 1 0.02% 99.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-167 2 0.04% 99.47% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-175 6 0.11% 99.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-183 5 0.09% 99.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-199 2 0.04% 99.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::200-207 5 0.09% 99.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-215 1 0.02% 99.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-231 6 0.11% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-263 4 0.07% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 5518 # Writes before turning the bus around for reads
system.physmem.totQLat 4043689250 # Total ticks spent queuing
system.physmem.totMemAccLat 11737339250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2051640000 # Total ticks spent in databus transfers
system.physmem.avgQLat 9854.77 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 28604.77 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 13.77 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 4.12 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 13.78 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 4.12 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.14 # Data bus utilization in percentage
system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 2.27 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.58 # Average write queue length when enqueuing
system.physmem.readRowHits 369741 # Number of row buffer hits during reads
system.physmem.writeRowHits 98545 # Number of row buffer hits during writes
system.physmem.readRowHitRate 90.11 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 80.22 # Row buffer hit rate for writes
system.physmem.avgGap 3575819.72 # Average gap between requests
system.physmem.pageHitRate 87.83 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 242910360 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 132540375 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1605185400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 392973120 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 124552955280 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 57318973425 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1093892654250 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 1278138192210 # Total energy per rank (pJ)
system.physmem_0.averagePower 670.251160 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 1819616623000 # Time in different power states
system.physmem_0.memoryStateTime::REF 63677380000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 23660103250 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 247408560 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 134994750 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1595373000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 402868080 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 124552955280 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 57679570530 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1093576349250 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 1278189519450 # Total energy per rank (pJ)
system.physmem_1.averagePower 670.278071 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 1819088073250 # Time in different power states
system.physmem_1.memoryStateTime::REF 63677380000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 24188666750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu0.branchPred.lookups 16421216 # Number of BP lookups
system.cpu0.branchPred.condPredicted 14369135 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 322041 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 10416019 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 5388507 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 51.732884 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 814349 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 18392 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 9282981 # DTB read hits
system.cpu0.dtb.read_misses 32197 # DTB read misses
system.cpu0.dtb.read_acv 549 # DTB read access violations
system.cpu0.dtb.read_accesses 681404 # DTB read accesses
system.cpu0.dtb.write_hits 5956980 # DTB write hits
system.cpu0.dtb.write_misses 7300 # DTB write misses
system.cpu0.dtb.write_acv 382 # DTB write access violations
system.cpu0.dtb.write_accesses 235779 # DTB write accesses
system.cpu0.dtb.data_hits 15239961 # DTB hits
system.cpu0.dtb.data_misses 39497 # DTB misses
system.cpu0.dtb.data_acv 931 # DTB access violations
system.cpu0.dtb.data_accesses 917183 # DTB accesses
system.cpu0.itb.fetch_hits 1451467 # ITB hits
system.cpu0.itb.fetch_misses 20802 # ITB misses
system.cpu0.itb.fetch_acv 603 # ITB acv
system.cpu0.itb.fetch_accesses 1472269 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numCycles 115722397 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 26666578 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 71121267 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 16421216 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 6202856 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 81967119 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1079386 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 563 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles 29093 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 971886 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 464461 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 284 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 8198819 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 234916 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples 110639677 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.642819 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 1.946891 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 97354556 87.99% 87.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 847860 0.77% 88.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 1824694 1.65% 90.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 789927 0.71% 91.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 2609447 2.36% 93.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 576925 0.52% 94.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 654110 0.59% 94.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 850099 0.77% 95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 5132059 4.64% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 110639677 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.141902 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.614585 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 21680681 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 78105435 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 8575313 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 1774700 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 503547 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 522363 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 36577 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 62219552 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 111460 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 503547 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 22526069 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 50558199 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 19082823 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 9419071 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 8549966 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 60053732 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 197896 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 2013708 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents 145060 # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents 4631346 # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands 40115150 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 72965738 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 72822559 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 133404 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 35357429 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 4757713 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 1490349 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 215164 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 12632454 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 9363221 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 6214194 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1348186 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 960020 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 53527289 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 1914294 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 52757497 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 50335 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 6507909 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 2851663 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 1318911 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 110639677 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.476841 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.213091 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 88942477 80.39% 80.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 9398072 8.49% 88.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3917958 3.54% 92.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2747278 2.48% 94.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 2855598 2.58% 97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 1392573 1.26% 98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 913992 0.83% 99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 361366 0.33% 99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 110363 0.10% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 110639677 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 181613 18.32% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 474655 47.88% 66.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 334992 33.79% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 3788 0.01% 0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 36170574 68.56% 68.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 57549 0.11% 68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 28793 0.05% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 1883 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 9634233 18.26% 87.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 6027526 11.42% 98.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 833151 1.58% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 52757497 # Type of FU issued
system.cpu0.iq.rate 0.455897 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 991260 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.018789 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 216609620 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 61691492 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 51347656 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 586645 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 275208 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 269627 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 53428897 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 316072 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 584424 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1070558 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 2876 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 17548 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 473318 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 18682 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 412098 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 503547 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 47448039 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 802619 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 58859222 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 120684 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 9363221 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 6214194 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 1691778 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 39350 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 562336 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 17548 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 158131 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 358107 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 516238 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 52248436 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 9338690 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 509060 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 3417639 # number of nop insts executed
system.cpu0.iew.exec_refs 15316719 # number of memory reference insts executed
system.cpu0.iew.exec_branches 8298030 # Number of branches executed
system.cpu0.iew.exec_stores 5978029 # Number of stores executed
system.cpu0.iew.exec_rate 0.451498 # Inst execution rate
system.cpu0.iew.wb_sent 51729756 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 51617283 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 26562977 # num instructions producing a value
system.cpu0.iew.wb_consumers 36791821 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.446044 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.721980 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 6839384 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 595383 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 473671 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 109429659 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.474443 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.410223 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 91094862 83.25% 83.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 7261881 6.64% 89.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 3995871 3.65% 93.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 2069124 1.89% 95.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 1633444 1.49% 96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 582030 0.53% 97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 441609 0.40% 97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 443115 0.40% 98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1907723 1.74% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 109429659 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 51918164 # Number of instructions committed
system.cpu0.commit.committedOps 51918164 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 14033539 # Number of memory references committed
system.cpu0.commit.loads 8292663 # Number of loads committed
system.cpu0.commit.membars 202804 # Number of memory barriers committed
system.cpu0.commit.branches 7846921 # Number of branches committed
system.cpu0.commit.fp_insts 266538 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 48077974 # Number of committed integer instructions.
system.cpu0.commit.function_calls 666824 # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass 2988262 5.76% 5.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu 33767854 65.04% 70.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult 56339 0.11% 70.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv 0 0.00% 70.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd 28331 0.05% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv 1883 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead 8495467 16.36% 87.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite 5746879 11.07% 98.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess 833149 1.60% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total 51918164 # Class of committed instruction
system.cpu0.commit.bw_lim_events 1907723 # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads 166079481 # The number of ROB reads
system.cpu0.rob.rob_writes 118719518 # The number of ROB writes
system.cpu0.timesIdled 511712 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 5082720 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 3698191192 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 48933669 # Number of Instructions Simulated
system.cpu0.committedOps 48933669 # Number of Ops (including micro ops) Simulated
system.cpu0.cpi 2.364883 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.364883 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.422854 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.422854 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 68649325 # number of integer regfile reads
system.cpu0.int_regfile_writes 37335516 # number of integer regfile writes
system.cpu0.fp_regfile_reads 132501 # number of floating regfile reads
system.cpu0.fp_regfile_writes 134063 # number of floating regfile writes
system.cpu0.misc_regfile_reads 1824055 # number of misc regfile reads
system.cpu0.misc_regfile_writes 833586 # number of misc regfile writes
system.cpu0.dcache.tags.replacements 1296864 # number of replacements
system.cpu0.dcache.tags.tagsinuse 506.135915 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 10665502 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 1297376 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 8.220826 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 26097500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 506.135915 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.988547 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.988547 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 224 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 238 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 50 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 57664711 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 57664711 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 6558537 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 6558537 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3738792 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3738792 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 165967 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 165967 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 191452 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 191452 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 10297329 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 10297329 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 10297329 # number of overall hits
system.cpu0.dcache.overall_hits::total 10297329 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 1618045 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1618045 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1793563 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1793563 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 21339 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 21339 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2425 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 2425 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 3411608 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 3411608 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 3411608 # number of overall misses
system.cpu0.dcache.overall_misses::total 3411608 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 39371994500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 39371994500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 77781772548 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 77781772548 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 331348500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 331348500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 20480000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 20480000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 117153767048 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 117153767048 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 117153767048 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 117153767048 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 8176582 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 8176582 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5532355 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 5532355 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 187306 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 187306 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 193877 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 193877 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 13708937 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 13708937 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 13708937 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 13708937 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.197888 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.197888 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.324195 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.324195 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.113926 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.113926 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.012508 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.012508 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.248860 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.248860 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.248860 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.248860 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 24333.065211 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24333.065211 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 43367.181720 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43367.181720 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15527.836356 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15527.836356 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 8445.360825 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 8445.360825 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34339.750361 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34339.750361 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34339.750361 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34339.750361 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 4364063 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 4809 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 121083 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 97 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 36.041913 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 49.577320 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 766891 # number of writebacks
system.cpu0.dcache.writebacks::total 766891 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 594303 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 594303 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1523628 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1523628 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 5200 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 5200 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 2117931 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 2117931 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 2117931 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 2117931 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1023742 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 1023742 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 269935 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 269935 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 16139 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 16139 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2425 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 2425 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 1293677 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 1293677 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 1293677 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 1293677 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 7035 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 7035 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 10024 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 10024 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 17059 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 17059 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 29563027500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 29563027500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 12280270109 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 12280270109 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 188351000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 188351000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 18055000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 18055000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 41843297609 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 41843297609 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 41843297609 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 41843297609 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1480741500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1480741500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2153066498 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2153066498 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3633807998 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3633807998 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.125204 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.125204 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.048792 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.048792 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.086164 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.086164 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.012508 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.012508 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.094367 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.094367 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.094367 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.094367 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 28877.419799 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28877.419799 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45493.434008 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45493.434008 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11670.549600 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11670.549600 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7445.360825 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 7445.360825 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32344.470536 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32344.470536 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32344.470536 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32344.470536 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 210482.089552 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 210482.089552 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 214791.151038 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 214791.151038 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 213014.127323 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 213014.127323 # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 927295 # number of replacements
system.cpu0.icache.tags.tagsinuse 509.382377 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 7224199 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 927807 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 7.786317 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 28149280500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.382377 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994887 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.994887 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 67 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 427 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 9126911 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 9126911 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 7224199 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 7224199 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 7224199 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 7224199 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 7224199 # number of overall hits
system.cpu0.icache.overall_hits::total 7224199 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 974618 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 974618 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 974618 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 974618 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 974618 # number of overall misses
system.cpu0.icache.overall_misses::total 974618 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13621983991 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 13621983991 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 13621983991 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 13621983991 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 13621983991 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 13621983991 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 8198817 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 8198817 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 8198817 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 8198817 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 8198817 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 8198817 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.118873 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.118873 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.118873 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.118873 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.118873 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.118873 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13976.741647 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13976.741647 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13976.741647 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13976.741647 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13976.741647 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13976.741647 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 5225 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 203 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 25.738916 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 46524 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 46524 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 46524 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 46524 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 46524 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 46524 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 928094 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 928094 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 928094 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 928094 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 928094 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 928094 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12135046494 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 12135046494 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12135046494 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 12135046494 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12135046494 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 12135046494 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.113199 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.113199 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.113199 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.113199 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.113199 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.113199 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13075.234291 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13075.234291 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13075.234291 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13075.234291 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13075.234291 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13075.234291 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 3314305 # Number of BP lookups
system.cpu1.branchPred.condPredicted 2896651 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 61906 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 1740825 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 779195 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 44.760099 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 157645 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 4636 # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 1755656 # DTB read hits
system.cpu1.dtb.read_misses 9508 # DTB read misses
system.cpu1.dtb.read_acv 5 # DTB read access violations
system.cpu1.dtb.read_accesses 286377 # DTB read accesses
system.cpu1.dtb.write_hits 1073642 # DTB write hits
system.cpu1.dtb.write_misses 1995 # DTB write misses
system.cpu1.dtb.write_acv 40 # DTB write access violations
system.cpu1.dtb.write_accesses 108795 # DTB write accesses
system.cpu1.dtb.data_hits 2829298 # DTB hits
system.cpu1.dtb.data_misses 11503 # DTB misses
system.cpu1.dtb.data_acv 45 # DTB access violations
system.cpu1.dtb.data_accesses 395172 # DTB accesses
system.cpu1.itb.fetch_hits 497795 # ITB hits
system.cpu1.itb.fetch_misses 4809 # ITB misses
system.cpu1.itb.fetch_acv 84 # ITB acv
system.cpu1.itb.fetch_accesses 502604 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numCycles 13378620 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 5528968 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 12732566 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 3314305 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 936840 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 6841586 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 246622 # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles 24765 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 177717 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 60433 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 1438917 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 48462 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples 12756788 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.998101 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.406721 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 10526481 82.52% 82.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 138708 1.09% 83.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 230541 1.81% 85.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 169879 1.33% 86.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 284565 2.23% 88.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 115144 0.90% 89.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 131557 1.03% 90.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 159487 1.25% 92.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 1000426 7.84% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 12756788 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.247731 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.951710 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 4581654 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 6264793 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 1608431 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 184437 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 117472 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 99495 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 5921 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 10317942 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 18589 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 117472 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 4714026 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 446929 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 4987547 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 1661018 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 829794 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 9788331 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 3632 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 64825 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents 14992 # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents 371131 # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands 6443318 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 11674537 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 11622438 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 46696 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 5463726 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 979592 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 407944 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 36440 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 1686696 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 1800249 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 1144526 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 213224 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 121752 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 8623787 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 466284 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 8415044 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 20175 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 1448509 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 669329 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 345933 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 12756788 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.659652 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.379213 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 9236176 72.40% 72.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 1557417 12.21% 84.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 656816 5.15% 89.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 459502 3.60% 93.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 405096 3.18% 96.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 217416 1.70% 98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 137120 1.07% 99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 62655 0.49% 99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 24590 0.19% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 12756788 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 22931 9.91% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 9.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 125391 54.21% 64.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 82988 35.88% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 3518 0.04% 0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 5217804 62.01% 62.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 14291 0.17% 62.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 10471 0.12% 62.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 1759 0.02% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 1829208 21.74% 84.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 1094853 13.01% 97.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 243140 2.89% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 8415044 # Type of FU issued
system.cpu1.iq.rate 0.628992 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 231310 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.027488 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 29661025 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 10457474 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 8106737 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 177336 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 85037 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 82464 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 8548271 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 94565 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 87834 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 257024 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 716 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 4046 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 124034 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 425 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 63290 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 117472 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 288545 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 130999 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 9554579 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 24166 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 1800249 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 1144526 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 424658 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 4139 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 125975 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 4046 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 28597 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 88577 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 117174 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 8309020 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 1771054 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 106024 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 464508 # number of nop insts executed
system.cpu1.iew.exec_refs 2851870 # number of memory reference insts executed
system.cpu1.iew.exec_branches 1230259 # Number of branches executed
system.cpu1.iew.exec_stores 1080816 # Number of stores executed
system.cpu1.iew.exec_rate 0.621067 # Inst execution rate
system.cpu1.iew.wb_sent 8217653 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 8189201 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 3916216 # num instructions producing a value
system.cpu1.iew.wb_consumers 5553340 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.612111 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.705200 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 1470840 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 120351 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 107539 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 12487025 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.642311 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.620138 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 9576588 76.69% 76.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 1351659 10.82% 87.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 487280 3.90% 91.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 294734 2.36% 93.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 217151 1.74% 95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 92181 0.74% 96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 81385 0.65% 96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 96065 0.77% 97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 289982 2.32% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 12487025 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 8020551 # Number of instructions committed
system.cpu1.commit.committedOps 8020551 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 2563717 # Number of memory references committed
system.cpu1.commit.loads 1543225 # Number of loads committed
system.cpu1.commit.membars 37500 # Number of memory barriers committed
system.cpu1.commit.branches 1142801 # Number of branches committed
system.cpu1.commit.fp_insts 80747 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 7435629 # Number of committed integer instructions.
system.cpu1.commit.function_calls 128494 # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass 382508 4.77% 4.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu 4766897 59.43% 64.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult 14118 0.18% 64.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv 0 0.00% 64.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd 10465 0.13% 64.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 64.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 64.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult 0 0.00% 64.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv 1759 0.02% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead 1580725 19.71% 84.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite 1020940 12.73% 96.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess 243139 3.03% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total 8020551 # Class of committed instruction
system.cpu1.commit.bw_lim_events 289982 # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads 21604416 # The number of ROB reads
system.cpu1.rob.rob_writes 19248787 # The number of ROB writes
system.cpu1.timesIdled 107122 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 621832 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 3799884834 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 7641561 # Number of Instructions Simulated
system.cpu1.committedOps 7641561 # Number of Ops (including micro ops) Simulated
system.cpu1.cpi 1.750771 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 1.750771 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.571177 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.571177 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 10694286 # number of integer regfile reads
system.cpu1.int_regfile_writes 5846668 # number of integer regfile writes
system.cpu1.fp_regfile_reads 46070 # number of floating regfile reads
system.cpu1.fp_regfile_writes 45105 # number of floating regfile writes
system.cpu1.misc_regfile_reads 889333 # number of misc regfile reads
system.cpu1.misc_regfile_writes 191018 # number of misc regfile writes
system.cpu1.dcache.tags.replacements 88757 # number of replacements
system.cpu1.dcache.tags.tagsinuse 491.801602 # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs 2280391 # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs 89062 # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs 25.604534 # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle 1034185237500 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data 491.801602 # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data 0.960550 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total 0.960550 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024 305 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2 305 # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024 0.595703 # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses 10633162 # Number of tag accesses
system.cpu1.dcache.tags.data_accesses 10633162 # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data 1420631 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 1420631 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 810208 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 810208 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 27933 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 27933 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 26395 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 26395 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 2230839 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 2230839 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 2230839 # number of overall hits
system.cpu1.dcache.overall_hits::total 2230839 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 166361 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 166361 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 175617 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 175617 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 4254 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 4254 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 2523 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 2523 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 341978 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 341978 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 341978 # number of overall misses
system.cpu1.dcache.overall_misses::total 341978 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2085855500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2085855500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 6615792667 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 6615792667 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 40341500 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 40341500 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 21053500 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 21053500 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 8701648167 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 8701648167 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 8701648167 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 8701648167 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 1586992 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 1586992 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 985825 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 985825 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 32187 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 32187 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 28918 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 28918 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 2572817 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 2572817 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 2572817 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 2572817 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.104828 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.104828 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.178142 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.178142 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.132165 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.132165 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.087247 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.087247 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.132920 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.132920 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.132920 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.132920 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12538.127927 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12538.127927 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37671.709840 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37671.709840 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9483.192290 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9483.192290 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8344.629409 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 8344.629409 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25445.052509 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25445.052509 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 25445.052509 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25445.052509 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 379425 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 575 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 15060 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 12 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 25.194223 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 47.916667 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 56462 # number of writebacks
system.cpu1.dcache.writebacks::total 56462 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 100117 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 100117 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 144305 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 144305 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 473 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 473 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 244422 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 244422 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 244422 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 244422 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 66244 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 66244 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 31312 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 31312 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 3781 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 3781 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 2522 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 2522 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 97556 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 97556 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 97556 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 97556 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 158 # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total 158 # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 2884 # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total 2884 # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 3042 # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total 3042 # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 801271000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 801271000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1099670460 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1099670460 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 31948000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 31948000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 18531500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 18531500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 1900941460 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1900941460 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 1900941460 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1900941460 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 29727000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 29727000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 636171000 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 636171000 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 665898000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 665898000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.041742 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.041742 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.031762 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.031762 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.117470 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.117470 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.087212 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.087212 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.037918 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.037918 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.037918 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.037918 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12095.752068 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12095.752068 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35119.777082 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35119.777082 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8449.616504 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8449.616504 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 7347.938144 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 7347.938144 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19485.643733 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19485.643733 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19485.643733 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19485.643733 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 188145.569620 # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 188145.569620 # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 220586.338419 # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220586.338419 # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 218901.380671 # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 218901.380671 # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements 200477 # number of replacements
system.cpu1.icache.tags.tagsinuse 470.242239 # Cycle average of tags in use
system.cpu1.icache.tags.total_refs 1230816 # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs 200989 # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs 6.123798 # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle 1882066156500 # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst 470.242239 # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst 0.918442 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total 0.918442 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses 1639971 # Number of tag accesses
system.cpu1.icache.tags.data_accesses 1639971 # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst 1230816 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 1230816 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 1230816 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 1230816 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 1230816 # number of overall hits
system.cpu1.icache.overall_hits::total 1230816 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 208101 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 208101 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 208101 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 208101 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 208101 # number of overall misses
system.cpu1.icache.overall_misses::total 208101 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 2838828500 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 2838828500 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 2838828500 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 2838828500 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 2838828500 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 2838828500 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 1438917 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 1438917 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 1438917 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 1438917 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 1438917 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 1438917 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.144623 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.144623 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.144623 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.144623 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.144623 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.144623 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13641.589901 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13641.589901 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13641.589901 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13641.589901 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13641.589901 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13641.589901 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 462 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 30 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 15.400000 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 7047 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 7047 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 7047 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 7047 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 7047 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 7047 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 201054 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 201054 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 201054 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 201054 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 201054 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 201054 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2552554500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 2552554500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2552554500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 2552554500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2552554500 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 2552554500 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.139726 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.139726 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.139726 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.139726 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.139726 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.139726 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12695.865290 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12695.865290 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12695.865290 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12695.865290 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12695.865290 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12695.865290 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq 7371 # Transaction distribution
system.iobus.trans_dist::ReadResp 7371 # Transaction distribution
system.iobus.trans_dist::WriteReq 54460 # Transaction distribution
system.iobus.trans_dist::WriteResp 54460 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 11610 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 468 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 40202 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83460 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 83460 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 123662 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 46440 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 1872 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 72634 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661648 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total 2661648 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2734282 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 10965000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 350000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 13505000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 2450000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer29.occupancy 216128229 # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 27294000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 41956000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 41698 # number of replacements
system.iocache.tags.tagsinuse 0.504095 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41714 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1711315950000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 0.504095 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.031506 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.031506 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375570 # Number of tag accesses
system.iocache.tags.data_accesses 375570 # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide 178 # number of ReadReq misses
system.iocache.ReadReq_misses::total 178 # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide 178 # number of demand (read+write) misses
system.iocache.demand_misses::total 178 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 178 # number of overall misses
system.iocache.overall_misses::total 178 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 22218883 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 22218883 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide 4907321346 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 4907321346 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 22218883 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 22218883 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 22218883 # number of overall miss cycles
system.iocache.overall_miss_latency::total 22218883 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 178 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 178 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 178 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 178 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 178 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 178 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124825.185393 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124825.185393 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118100.725501 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118100.725501 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124825.185393 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124825.185393 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124825.185393 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124825.185393 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41520 # number of writebacks
system.iocache.writebacks::total 41520 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 178 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 178 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 178 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 178 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 178 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 178 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13318883 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 13318883 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2829721346 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 2829721346 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 13318883 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 13318883 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 13318883 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 13318883 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 74825.185393 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74825.185393 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68100.725501 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68100.725501 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74825.185393 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74825.185393 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74825.185393 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74825.185393 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 344930 # number of replacements
system.l2c.tags.tagsinuse 65239.787598 # Cycle average of tags in use
system.l2c.tags.total_refs 3999339 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 410104 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 9.752012 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 7535462000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 53414.062989 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 5366.108277 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 6187.949092 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 208.288223 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 63.379017 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.815034 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.081880 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.094421 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.003178 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.000967 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.995480 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 65174 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 220 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 2299 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 6267 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 5773 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 50615 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.994476 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 38456225 # Number of tag accesses
system.l2c.tags.data_accesses 38456225 # Number of data accesses
system.l2c.Writeback_hits::writebacks 823353 # number of Writeback hits
system.l2c.Writeback_hits::total 823353 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 170 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 230 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 400 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 49 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 26 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 75 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 159888 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 19633 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 179521 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 914307 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 199175 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 1113482 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 746483 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 59707 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 806190 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.inst 914307 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 906371 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 199175 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 79340 # number of demand (read+write) hits
system.l2c.demand_hits::total 2099193 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 914307 # number of overall hits
system.l2c.overall_hits::cpu0.data 906371 # number of overall hits
system.l2c.overall_hits::cpu1.inst 199175 # number of overall hits
system.l2c.overall_hits::cpu1.data 79340 # number of overall hits
system.l2c.overall_hits::total 2099193 # number of overall hits
system.l2c.UpgradeReq_misses::cpu0.data 2738 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 1002 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 3740 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 352 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 366 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 718 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 114723 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 7302 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 122025 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 13477 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 1849 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 15326 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 272988 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 841 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 273829 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.inst 13477 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 387711 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1849 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 8143 # number of demand (read+write) misses
system.l2c.demand_misses::total 411180 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 13477 # number of overall misses
system.l2c.overall_misses::cpu0.data 387711 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1849 # number of overall misses
system.l2c.overall_misses::cpu1.data 8143 # number of overall misses
system.l2c.overall_misses::total 411180 # number of overall misses
system.l2c.UpgradeReq_miss_latency::cpu0.data 1902000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 5314000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 7216000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1240500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 123000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 1363500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 10174433000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 803053000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 10977486000 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu0.inst 1122774000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 155099500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 1277873500 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data 19926572000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 76887500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 20003459500 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 1122774000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 30101005000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 155099500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 879940500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 32258819000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 1122774000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 30101005000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 155099500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 879940500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 32258819000 # number of overall miss cycles
system.l2c.Writeback_accesses::writebacks 823353 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 823353 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 2908 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 1232 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 4140 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 401 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 392 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 793 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 274611 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 26935 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 301546 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 927784 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 201024 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1128808 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 1019471 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 60548 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 1080019 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 927784 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 1294082 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 201024 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 87483 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2510373 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 927784 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 1294082 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 201024 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 87483 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2510373 # number of overall (read+write) accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.941541 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.813312 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.903382 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.877805 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.933673 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.905422 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.417765 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.271097 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.404665 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.014526 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.009198 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.013577 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.267774 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.013890 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.253541 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.014526 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.299603 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.009198 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.093081 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.163792 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.014526 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.299603 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.009198 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.093081 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.163792 # miss rate for overall accesses
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 694.667641 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5303.393214 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 1929.411765 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3524.147727 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 336.065574 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 1899.025070 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 88686.950306 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 109977.129554 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 89960.958820 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 83310.380649 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 83882.909681 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 83379.453217 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 72994.314768 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 91423.900119 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 73050.916813 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 83310.380649 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 77637.737903 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 83882.909681 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 108060.972615 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 78454.251180 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 83310.380649 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 77637.737903 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 83882.909681 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 108060.972615 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 78454.251180 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 81317 # number of writebacks
system.l2c.writebacks::total 81317 # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu0.inst 1 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 17 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 18 # number of ReadCleanReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 17 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits
system.l2c.CleanEvict_mshr_misses::writebacks 353 # number of CleanEvict MSHR misses
system.l2c.CleanEvict_mshr_misses::total 353 # number of CleanEvict MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 2738 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 1002 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 3740 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 352 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 366 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 718 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 114723 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 7302 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 122025 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 13476 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1832 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 15308 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data 272988 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 841 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 273829 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 13476 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 387711 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1832 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 8143 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 411162 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 13476 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 387711 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1832 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 8143 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 411162 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu0.data 7035 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 158 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 7193 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu0.data 10024 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 2884 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 12908 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu0.data 17059 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 3042 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 20101 # number of overall MSHR uncacheable misses
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 57077500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 20724000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 77801500 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7323000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 7608000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 14931000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 9027203000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 730033000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 9757236000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 987919000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 135556000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 1123475000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17205778500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 68477500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 17274256000 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 987919000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 26232981500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 135556000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 798510500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 28154967000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 987919000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 26232981500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 135556000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 798510500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 28154967000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1392804000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 27752000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 1420556000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2037629000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 601171500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 2638800500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3430433000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 628923500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 4059356500 # number of overall MSHR uncacheable cycles
system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941541 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.813312 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.903382 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.877805 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.933673 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.905422 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.417765 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.271097 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.404665 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.014525 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.009113 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013561 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.267774 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.013890 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.253541 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014525 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.299603 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009113 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.093081 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.163785 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014525 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.299603 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009113 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.093081 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.163785 # mshr miss rate for overall accesses
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20846.420745 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20682.634731 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 20802.540107 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20803.977273 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20786.885246 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 20795.264624 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 78686.950306 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 99977.129554 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 79960.958820 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 73309.513209 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 73993.449782 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 73391.363993 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63027.600114 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 81423.900119 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63084.099931 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 73309.513209 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 67661.174174 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 73993.449782 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 98060.972615 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 68476.578575 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 73309.513209 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 67661.174174 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 73993.449782 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 98060.972615 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 68476.578575 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 197982.089552 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 175645.569620 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 197491.450021 # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 203275.039904 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 208450.589459 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 204431.399132 # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 201092.268011 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 206746.712689 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 201947.987662 # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 7193 # Transaction distribution
system.membus.trans_dist::ReadResp 296434 # Transaction distribution
system.membus.trans_dist::WriteReq 12908 # Transaction distribution
system.membus.trans_dist::WriteResp 12908 # Transaction distribution
system.membus.trans_dist::Writeback 122837 # Transaction distribution
system.membus.trans_dist::CleanEvict 263082 # Transaction distribution
system.membus.trans_dist::UpgradeReq 9353 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 4872 # Transaction distribution
system.membus.trans_dist::UpgradeResp 4824 # Transaction distribution
system.membus.trans_dist::ReadExReq 122000 # Transaction distribution
system.membus.trans_dist::ReadExResp 121659 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 289315 # Transaction distribution
system.membus.trans_dist::BadAddressError 74 # Transaction distribution
system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 40202 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1184934 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 148 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 1225284 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124830 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 124830 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1350114 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 72634 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31472384 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 31545018 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2658240 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2658240 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 34203258 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 10191 # Total snoops (count)
system.membus.snoop_fanout::samples 873294 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 873294 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 873294 # Request fanout histogram
system.membus.reqLayer0.occupancy 36159500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 1354680439 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer2.occupancy 95500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 2187139696 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 72110882 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.trans_dist::ReadReq 7193 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2235424 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 12908 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 12908 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 946207 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 1643079 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 9387 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 4947 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 14334 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 302784 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 302784 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1129148 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 1099173 # Transaction distribution
system.toL2Bus.trans_dist::BadAddressError 74 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2591178 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3901537 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 531442 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 279415 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 7303572 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 59378176 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 131958120 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 12865536 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 9234898 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 213436730 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 458492 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 5507130 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 3.077786 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.267834 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 5078755 92.22% 92.22% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 428375 7.78% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 5507130 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 3369225418 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 243000 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1393343588 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 1972546779 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 301679801 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 151036436 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 6502 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 187776 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 66469 40.53% 40.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 131 0.08% 40.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1926 1.17% 41.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30 149 0.09% 41.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 95308 58.12% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 163983 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 65388 49.23% 49.23% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 131 0.10% 49.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1926 1.45% 50.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30 149 0.11% 50.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 65239 49.11% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 132833 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1864137851500 97.75% 97.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 61127000 0.00% 97.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 545976000 0.03% 97.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30 68164000 0.00% 97.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 42142829000 2.21% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1906955947500 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.983737 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.684507 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total 0.810041 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 8 3.56% 3.56% # number of syscalls executed
system.cpu0.kern.syscall::3 19 8.44% 12.00% # number of syscalls executed
system.cpu0.kern.syscall::4 4 1.78% 13.78% # number of syscalls executed
system.cpu0.kern.syscall::6 33 14.67% 28.44% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.44% 28.89% # number of syscalls executed
system.cpu0.kern.syscall::17 9 4.00% 32.89% # number of syscalls executed
system.cpu0.kern.syscall::19 10 4.44% 37.33% # number of syscalls executed
system.cpu0.kern.syscall::20 6 2.67% 40.00% # number of syscalls executed
system.cpu0.kern.syscall::23 1 0.44% 40.44% # number of syscalls executed
system.cpu0.kern.syscall::24 3 1.33% 41.78% # number of syscalls executed
system.cpu0.kern.syscall::33 7 3.11% 44.89% # number of syscalls executed
system.cpu0.kern.syscall::41 2 0.89% 45.78% # number of syscalls executed
system.cpu0.kern.syscall::45 36 16.00% 61.78% # number of syscalls executed
system.cpu0.kern.syscall::47 3 1.33% 63.11% # number of syscalls executed
system.cpu0.kern.syscall::48 10 4.44% 67.56% # number of syscalls executed
system.cpu0.kern.syscall::54 10 4.44% 72.00% # number of syscalls executed
system.cpu0.kern.syscall::58 1 0.44% 72.44% # number of syscalls executed
system.cpu0.kern.syscall::59 6 2.67% 75.11% # number of syscalls executed
system.cpu0.kern.syscall::71 25 11.11% 86.22% # number of syscalls executed
system.cpu0.kern.syscall::73 3 1.33% 87.56% # number of syscalls executed
system.cpu0.kern.syscall::74 6 2.67% 90.22% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.44% 90.67% # number of syscalls executed
system.cpu0.kern.syscall::90 3 1.33% 92.00% # number of syscalls executed
system.cpu0.kern.syscall::92 9 4.00% 96.00% # number of syscalls executed
system.cpu0.kern.syscall::97 2 0.89% 96.89% # number of syscalls executed
system.cpu0.kern.syscall::98 2 0.89% 97.78% # number of syscalls executed
system.cpu0.kern.syscall::132 1 0.44% 98.22% # number of syscalls executed
system.cpu0.kern.syscall::144 2 0.89% 99.11% # number of syscalls executed
system.cpu0.kern.syscall::147 2 0.89% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 225 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir 249 0.14% 0.14% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.15% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.15% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx 3603 2.09% 2.23% # number of callpals executed
system.cpu0.kern.callpal::tbi 50 0.03% 2.26% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.00% 2.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl 157157 91.07% 93.34% # number of callpals executed
system.cpu0.kern.callpal::rdps 6335 3.67% 97.01% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 97.01% # number of callpals executed
system.cpu0.kern.callpal::wrusp 3 0.00% 97.02% # number of callpals executed
system.cpu0.kern.callpal::rdusp 9 0.01% 97.02% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 97.02% # number of callpals executed
system.cpu0.kern.callpal::rti 4619 2.68% 99.70% # number of callpals executed
system.cpu0.kern.callpal::callsys 382 0.22% 99.92% # number of callpals executed
system.cpu0.kern.callpal::imb 138 0.08% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 172559 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 7164 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1343 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1342
system.cpu0.kern.mode_good::user 1343
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.187326 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total 0.315622 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1904989354500 99.90% 99.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 1966585000 0.10% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 3604 # number of times the context was actually changed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 2444 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 51472 # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0 15731 36.02% 36.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22 1925 4.41% 40.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30 249 0.57% 41.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31 25763 59.00% 100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total 43668 # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0 15435 47.07% 47.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22 1925 5.87% 52.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30 249 0.76% 53.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31 15186 46.31% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total 32795 # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0 1874760769500 98.33% 98.33% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22 538410500 0.03% 98.36% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30 114320500 0.01% 98.36% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31 31218212000 1.64% 100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total 1906631712500 # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0 0.981184 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.589450 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total 0.751008 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3 11 10.89% 10.89% # number of syscalls executed
system.cpu1.kern.syscall::6 9 8.91% 19.80% # number of syscalls executed
system.cpu1.kern.syscall::15 1 0.99% 20.79% # number of syscalls executed
system.cpu1.kern.syscall::17 6 5.94% 26.73% # number of syscalls executed
system.cpu1.kern.syscall::23 3 2.97% 29.70% # number of syscalls executed
system.cpu1.kern.syscall::24 3 2.97% 32.67% # number of syscalls executed
system.cpu1.kern.syscall::33 4 3.96% 36.63% # number of syscalls executed
system.cpu1.kern.syscall::45 18 17.82% 54.46% # number of syscalls executed
system.cpu1.kern.syscall::47 3 2.97% 57.43% # number of syscalls executed
system.cpu1.kern.syscall::59 1 0.99% 58.42% # number of syscalls executed
system.cpu1.kern.syscall::71 29 28.71% 87.13% # number of syscalls executed
system.cpu1.kern.syscall::74 10 9.90% 97.03% # number of syscalls executed
system.cpu1.kern.syscall::132 3 2.97% 100.00% # number of syscalls executed
system.cpu1.kern.syscall::total 101 # number of syscalls executed
system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir 149 0.33% 0.33% # number of callpals executed
system.cpu1.kern.callpal::wrmces 1 0.00% 0.33% # number of callpals executed
system.cpu1.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed
system.cpu1.kern.callpal::swpctx 911 2.02% 2.35% # number of callpals executed
system.cpu1.kern.callpal::tbi 3 0.01% 2.36% # number of callpals executed
system.cpu1.kern.callpal::wrent 7 0.02% 2.38% # number of callpals executed
system.cpu1.kern.callpal::swpipl 38628 85.51% 87.88% # number of callpals executed
system.cpu1.kern.callpal::rdps 2426 5.37% 93.25% # number of callpals executed
system.cpu1.kern.callpal::wrkgp 1 0.00% 93.25% # number of callpals executed
system.cpu1.kern.callpal::wrusp 4 0.01% 93.26% # number of callpals executed
system.cpu1.kern.callpal::whami 3 0.01% 93.27% # number of callpals executed
system.cpu1.kern.callpal::rti 2865 6.34% 99.61% # number of callpals executed
system.cpu1.kern.callpal::callsys 133 0.29% 99.90% # number of callpals executed
system.cpu1.kern.callpal::imb 42 0.09% 100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.callpal::total 45176 # number of callpals executed
system.cpu1.kern.mode_switch::kernel 1151 # number of protection mode switches
system.cpu1.kern.mode_switch::user 395 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 2341 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 568
system.cpu1.kern.mode_good::user 395
system.cpu1.kern.mode_good::idle 173
system.cpu1.kern.mode_switch_good::kernel 0.493484 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.073900 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total 0.292256 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 3648998000 0.19% 0.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 689386500 0.04% 0.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1901995153000 99.77% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 912 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|