blob: af20743435681e2fdfc884906788f3c857d65519 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.899401 # Number of seconds simulated
sim_ticks 1899401490000 # Number of ticks simulated
final_tick 1899401490000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 189434 # Simulator instruction rate (inst/s)
host_op_rate 189434 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 6363739723 # Simulator tick rate (ticks/s)
host_mem_usage 296196 # Number of bytes of host memory used
host_seconds 298.47 # Real time elapsed on the host
sim_insts 56540749 # Number of instructions simulated
sim_ops 56540749 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 30421696 # Number of bytes read from this memory
system.physmem.bytes_inst_read 1133376 # Number of instructions bytes read from this memory
system.physmem.bytes_written 10508736 # Number of bytes written to this memory
system.physmem.num_reads 475339 # Number of read requests responded to by this memory
system.physmem.num_writes 164199 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 16016464 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 596702 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 5532657 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 21549121 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 397771 # number of replacements
system.l2c.tagsinuse 35743.917451 # Cycle average of tags in use
system.l2c.total_refs 2469954 # Total number of references to valid blocks.
system.l2c.sampled_refs 433727 # Sample count of references to valid blocks.
system.l2c.avg_refs 5.694720 # Average number of references to valid blocks.
system.l2c.warmup_cycle 9252138000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 22965.517435 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 2876.895593 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 7557.549613 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 1417.164346 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 926.790463 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.350426 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.043898 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.115319 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.021624 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.014142 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.545409 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.inst 910711 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 668584 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 173581 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 117817 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1870693 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 806294 # number of Writeback hits
system.l2c.Writeback_hits::total 806294 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 169 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 126 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 295 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 38 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 32 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 70 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 154146 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 17714 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 171860 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.inst 910711 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 822730 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 173581 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 135531 # number of demand (read+write) hits
system.l2c.demand_hits::total 2042553 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 910711 # number of overall hits
system.l2c.overall_hits::cpu0.data 822730 # number of overall hits
system.l2c.overall_hits::cpu1.inst 173581 # number of overall hits
system.l2c.overall_hits::cpu1.data 135531 # number of overall hits
system.l2c.overall_hits::total 2042553 # number of overall hits
system.l2c.ReadReq_misses::cpu0.inst 13521 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 288493 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 4207 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 3184 # number of ReadReq misses
system.l2c.ReadReq_misses::total 309405 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 2939 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 698 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 3637 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 248 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 292 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 540 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 109252 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 15963 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 125215 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.inst 13521 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 397745 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 4207 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 19147 # number of demand (read+write) misses
system.l2c.demand_misses::total 434620 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 13521 # number of overall misses
system.l2c.overall_misses::cpu0.data 397745 # number of overall misses
system.l2c.overall_misses::cpu1.inst 4207 # number of overall misses
system.l2c.overall_misses::cpu1.data 19147 # number of overall misses
system.l2c.overall_misses::total 434620 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.inst 707237500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 15013277500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 220139500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 161535500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 16102190000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 2036500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 2558500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 4595000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 4304500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 1626000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 5930500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 5731732500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 836680000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6568412500 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 707237500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 20745010000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 220139500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 998215500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 22670602500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 707237500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 20745010000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 220139500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 998215500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 22670602500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.inst 924232 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 957077 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 177788 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 121001 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2180098 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 806294 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 806294 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 3108 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 824 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 3932 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 286 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 324 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 610 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 263398 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 33677 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 297075 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 924232 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 1220475 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 177788 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 154678 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2477173 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 924232 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 1220475 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 177788 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 154678 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2477173 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.014629 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.301431 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.023663 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.026314 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.945624 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.847087 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.867133 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.901235 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.414779 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.474003 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.014629 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.325894 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.023663 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.123786 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.014629 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.325894 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.023663 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.123786 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52306.597145 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52040.352799 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52326.955075 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 50733.511307 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 692.922763 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3665.472779 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 17356.854839 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5568.493151 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52463.410281 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52413.706697 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52306.597145 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52156.557593 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52326.955075 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52134.303024 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52306.597145 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52156.557593 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52326.955075 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52134.303024 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 122679 # number of writebacks
system.l2c.writebacks::total 122679 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 17 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 18 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 17 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.inst 13520 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 288493 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 4190 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 3184 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 309387 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 2939 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 698 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 3637 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 248 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 292 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 540 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 109252 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 15963 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 125215 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 13520 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 397745 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 4190 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 19147 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 434602 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 13520 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 397745 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 4190 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 19147 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 434602 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 541689500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 11548328000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 167980000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 125604000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 12383601500 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 117566000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 27923000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 145489000 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 9921000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 11680500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 21601500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4402693000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 641940500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5044633500 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 541689500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 15951021000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 167980000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 767544500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 17428235000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 541689500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 15951021000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 167980000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 767544500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 17428235000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 568678500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 269407000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 838085500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 961824498 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 507055500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1468879998 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1530502998 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 776462500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 2306965498 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.014628 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.301431 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.023567 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.026314 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.945624 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.847087 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.867133 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.901235 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.414779 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.474003 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014628 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.325894 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.023567 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.123786 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014628 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.325894 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.023567 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.123786 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40065.791420 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40029.837812 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40090.692124 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 39448.492462 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40002.041511 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40004.297994 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40004.032258 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40001.712329 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40298.511698 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40214.276765 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40065.791420 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40103.636752 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40090.692124 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40086.932679 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40065.791420 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40103.636752 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40090.692124 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40086.932679 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 41698 # number of replacements
system.iocache.tagsinuse 0.205020 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 41714 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 1708344834000 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::tsunami.ide 0.205020 # Average occupied blocks per requestor
system.iocache.occ_percent::tsunami.ide 0.012814 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.012814 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::tsunami.ide 178 # number of ReadReq misses
system.iocache.ReadReq_misses::total 178 # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide 41730 # number of demand (read+write) misses
system.iocache.demand_misses::total 41730 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 41730 # number of overall misses
system.iocache.overall_misses::total 41730 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 20513998 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 20513998 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide 5720296806 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 5720296806 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 5740810804 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 5740810804 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 5740810804 # number of overall miss cycles
system.iocache.overall_miss_latency::total 5740810804 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 178 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 178 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 41730 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41730 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 41730 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41730 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 115247.179775 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 137665.980121 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 137570.352360 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 137570.352360 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 64597068 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 10454 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 6179.172374 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41520 # number of writebacks
system.iocache.writebacks::total 41520 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 178 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 178 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 41730 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 41730 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 41730 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 41730 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11257998 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 11257998 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3559437998 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 3559437998 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 3570695996 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 3570695996 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 3570695996 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 3570695996 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63247.179775 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 85662.254476 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85566.642607 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85566.642607 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 8814586 # DTB read hits
system.cpu0.dtb.read_misses 32972 # DTB read misses
system.cpu0.dtb.read_acv 518 # DTB read access violations
system.cpu0.dtb.read_accesses 619797 # DTB read accesses
system.cpu0.dtb.write_hits 5858085 # DTB write hits
system.cpu0.dtb.write_misses 6892 # DTB write misses
system.cpu0.dtb.write_acv 315 # DTB write access violations
system.cpu0.dtb.write_accesses 207416 # DTB write accesses
system.cpu0.dtb.data_hits 14672671 # DTB hits
system.cpu0.dtb.data_misses 39864 # DTB misses
system.cpu0.dtb.data_acv 833 # DTB access violations
system.cpu0.dtb.data_accesses 827213 # DTB accesses
system.cpu0.itb.fetch_hits 1034325 # ITB hits
system.cpu0.itb.fetch_misses 27665 # ITB misses
system.cpu0.itb.fetch_acv 1025 # ITB acv
system.cpu0.itb.fetch_accesses 1061990 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numCycles 105407779 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.BPredUnit.lookups 12543533 # Number of BP lookups
system.cpu0.BPredUnit.condPredicted 10518625 # Number of conditional branches predicted
system.cpu0.BPredUnit.condIncorrect 389841 # Number of conditional branches incorrect
system.cpu0.BPredUnit.BTBLookups 9001573 # Number of BTB lookups
system.cpu0.BPredUnit.BTBHits 5310644 # Number of BTB hits
system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.BPredUnit.usedRAS 819125 # Number of times the RAS was used to get a target.
system.cpu0.BPredUnit.RASInCorrect 58295 # Number of incorrect RAS predictions.
system.cpu0.fetch.icacheStallCycles 26579965 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 63634622 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 12543533 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 6129769 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 12006508 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1822886 # Number of cycles fetch has spent squashing
system.cpu0.fetch.BlockedCycles 32559683 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 31957 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 177706 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 213013 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 154 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 7876403 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 267953 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples 72741022 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.874811 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.212644 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 60734514 83.49% 83.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 798536 1.10% 84.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 1573590 2.16% 86.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 701435 0.96% 87.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 2536566 3.49% 91.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 541598 0.74% 91.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 587478 0.81% 92.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 932961 1.28% 94.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 4334344 5.96% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 72741022 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.119000 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.603699 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 27434990 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 32338165 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 10959738 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 873036 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 1135092 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 524168 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 38246 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 62454506 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 104596 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 1135092 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 28444580 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 11348794 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 17719135 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 10252710 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 3840709 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 59087115 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 6759 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 385226 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 1425299 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.RenamedOperands 39461950 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 71535536 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 71092330 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 443206 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 34168968 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 5292982 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 1501174 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 229517 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 10778320 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 9311808 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 6175617 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1139122 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 734045 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 52101492 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 1888432 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 50847383 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 113537 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 6290735 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 3199038 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 1282649 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 72741022 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.699019 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.352112 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 50396766 69.28% 69.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 9972815 13.71% 82.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 4663131 6.41% 89.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 3055348 4.20% 93.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 2346789 3.23% 96.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 1299072 1.79% 98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 640768 0.88% 99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 275526 0.38% 99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 90807 0.12% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 72741022 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 76308 11.21% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 321562 47.25% 58.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 282678 41.54% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 3304 0.01% 0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 34794736 68.43% 68.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 54066 0.11% 68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 15533 0.03% 68.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 1651 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 9216611 18.13% 86.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 5928101 11.66% 98.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 833381 1.64% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 50847383 # Type of FU issued
system.cpu0.iq.rate 0.482387 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 680548 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.013384 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 174615866 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 59997059 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 49635166 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 614007 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 294188 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 289709 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 51201778 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 322849 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 529914 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1228237 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 2717 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 10847 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 496354 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 15126 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 162620 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 1135092 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 7799066 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 574299 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 57208008 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 766721 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 9311808 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 6175617 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 1662895 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 472481 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 9295 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 10847 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 216142 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 364728 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 580870 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 50321201 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 8875076 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 526182 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 3218084 # number of nop insts executed
system.cpu0.iew.exec_refs 14754207 # number of memory reference insts executed
system.cpu0.iew.exec_branches 7980527 # Number of branches executed
system.cpu0.iew.exec_stores 5879131 # Number of stores executed
system.cpu0.iew.exec_rate 0.477396 # Inst execution rate
system.cpu0.iew.wb_sent 50024045 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 49924875 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 24623982 # num instructions producing a value
system.cpu0.iew.wb_consumers 33198875 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.473636 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.741711 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitCommittedInsts 50284711 # The number of committed instructions
system.cpu0.commit.commitCommittedOps 50284711 # The number of committed instructions
system.cpu0.commit.commitSquashedInsts 6832336 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 605783 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 542146 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 71605930 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.702242 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.623363 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 52797293 73.73% 73.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 7885539 11.01% 84.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 4166098 5.82% 90.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 2329305 3.25% 93.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 1331723 1.86% 95.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 575927 0.80% 96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 415417 0.58% 97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 456992 0.64% 97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1647636 2.30% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 71605930 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 50284711 # Number of instructions committed
system.cpu0.commit.committedOps 50284711 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 13762834 # Number of memory references committed
system.cpu0.commit.loads 8083571 # Number of loads committed
system.cpu0.commit.membars 205088 # Number of memory barriers committed
system.cpu0.commit.branches 7564309 # Number of branches committed
system.cpu0.commit.fp_insts 287246 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 46527621 # Number of committed integer instructions.
system.cpu0.commit.function_calls 644133 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 1647636 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 126892294 # The number of ROB reads
system.cpu0.rob.rob_writes 115369853 # The number of ROB writes
system.cpu0.timesIdled 1161435 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 32666757 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 3693390286 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 47376653 # Number of Instructions Simulated
system.cpu0.committedOps 47376653 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 47376653 # Number of Instructions Simulated
system.cpu0.cpi 2.224889 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.224889 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.449461 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.449461 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 65983871 # number of integer regfile reads
system.cpu0.int_regfile_writes 36054560 # number of integer regfile writes
system.cpu0.fp_regfile_reads 141566 # number of floating regfile reads
system.cpu0.fp_regfile_writes 143908 # number of floating regfile writes
system.cpu0.misc_regfile_reads 1789860 # number of misc regfile reads
system.cpu0.misc_regfile_writes 851828 # number of misc regfile writes
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi no_value # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle no_value # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk no_value # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc no_value # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk no_value # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle no_value # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc no_value # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn no_value # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal no_value # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu0.icache.replacements 923652 # number of replacements
system.cpu0.icache.tagsinuse 510.006511 # Cycle average of tags in use
system.cpu0.icache.total_refs 6902433 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 924160 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 7.468872 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 23370332000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 510.006511 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.996106 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.996106 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 6902434 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 6902434 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 6902434 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 6902434 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 6902434 # number of overall hits
system.cpu0.icache.overall_hits::total 6902434 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 973969 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 973969 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 973969 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 973969 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 973969 # number of overall misses
system.cpu0.icache.overall_misses::total 973969 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 14544794497 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 14544794497 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 14544794497 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 14544794497 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 14544794497 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 14544794497 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 7876403 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 7876403 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 7876403 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 7876403 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 7876403 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 7876403 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.123657 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.123657 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.123657 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14933.529195 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14933.529195 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14933.529195 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 1135999 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 111 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 10234.225225 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 196 # number of writebacks
system.cpu0.icache.writebacks::total 196 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 49660 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 49660 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 49660 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 49660 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 49660 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 49660 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 924309 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 924309 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 924309 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 924309 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 924309 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 924309 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 11020233999 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 11020233999 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 11020233999 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 11020233999 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 11020233999 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 11020233999 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.117352 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.117352 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.117352 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11922.673044 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11922.673044 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11922.673044 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 1225027 # number of replacements
system.cpu0.dcache.tagsinuse 491.225534 # Cycle average of tags in use
system.cpu0.dcache.total_refs 10607012 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 1225539 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 8.654977 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 19420000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 491.225534 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.959425 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.959425 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 6460129 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 6460129 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3759204 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3759204 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 177511 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 177511 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 200041 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 200041 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 10219333 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 10219333 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 10219333 # number of overall hits
system.cpu0.dcache.overall_hits::total 10219333 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 1549115 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1549115 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1704606 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1704606 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20750 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 20750 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2030 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 2030 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 3253721 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 3253721 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 3253721 # number of overall misses
system.cpu0.dcache.overall_misses::total 3253721 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 34776889000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 34776889000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 52688012248 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 52688012248 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 301583000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 301583000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 24841500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 24841500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 87464901248 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 87464901248 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 87464901248 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 87464901248 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 8009244 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 8009244 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5463810 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 5463810 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 198261 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 198261 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 202071 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 202071 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 13473054 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 13473054 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 13473054 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 13473054 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.193416 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.311981 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.104660 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.010046 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.241498 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.241498 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 22449.520533 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 30909.202624 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14534.120482 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12237.192118 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 26881.500057 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 26881.500057 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 862708394 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 192000 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 97003 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 8 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 8893.625908 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 24000 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 689568 # number of writebacks
system.cpu0.dcache.writebacks::total 689568 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 597617 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 597617 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1436241 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1436241 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4277 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4277 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 2033858 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 2033858 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 2033858 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 2033858 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 951498 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 951498 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 268365 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 268365 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 16473 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 16473 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2030 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 2030 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 1219863 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 1219863 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 1219863 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 1219863 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 22991247500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 22991247500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7905411394 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7905411394 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 183295500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 183295500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 18744000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 18744000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 30896658894 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 30896658894 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 30896658894 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 30896658894 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 635008500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 635008500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1065246998 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1065246998 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1700255498 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1700255498 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.118800 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.049117 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.083087 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.010046 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.090541 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.090541 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 24163.211588 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 29457.684102 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11127.026043 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 9233.497537 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25327.974448 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25327.974448 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 1967803 # DTB read hits
system.cpu1.dtb.read_misses 13979 # DTB read misses
system.cpu1.dtb.read_acv 50 # DTB read access violations
system.cpu1.dtb.read_accesses 344857 # DTB read accesses
system.cpu1.dtb.write_hits 1156959 # DTB write hits
system.cpu1.dtb.write_misses 3426 # DTB write misses
system.cpu1.dtb.write_acv 86 # DTB write access violations
system.cpu1.dtb.write_accesses 133134 # DTB write accesses
system.cpu1.dtb.data_hits 3124762 # DTB hits
system.cpu1.dtb.data_misses 17405 # DTB misses
system.cpu1.dtb.data_acv 136 # DTB access violations
system.cpu1.dtb.data_accesses 477991 # DTB accesses
system.cpu1.itb.fetch_hits 421916 # ITB hits
system.cpu1.itb.fetch_misses 9109 # ITB misses
system.cpu1.itb.fetch_acv 356 # ITB acv
system.cpu1.itb.fetch_accesses 431025 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numCycles 16642884 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.BPredUnit.lookups 2705570 # Number of BP lookups
system.cpu1.BPredUnit.condPredicted 2183133 # Number of conditional branches predicted
system.cpu1.BPredUnit.condIncorrect 103658 # Number of conditional branches incorrect
system.cpu1.BPredUnit.BTBLookups 1600081 # Number of BTB lookups
system.cpu1.BPredUnit.BTBHits 956693 # Number of BTB hits
system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.BPredUnit.usedRAS 205000 # Number of times the RAS was used to get a target.
system.cpu1.BPredUnit.RASInCorrect 11458 # Number of incorrect RAS predictions.
system.cpu1.fetch.icacheStallCycles 5302876 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 13307049 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 2705570 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 1161693 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 2441613 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 501707 # Number of cycles fetch has spent squashing
system.cpu1.fetch.BlockedCycles 6356468 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 26216 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 74919 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 150190 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 41 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 1679881 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 61959 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples 14687135 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.906034 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.268778 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 12245522 83.38% 83.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 134693 0.92% 84.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 301692 2.05% 86.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 210681 1.43% 87.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 386391 2.63% 90.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 150965 1.03% 91.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 158556 1.08% 92.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 103876 0.71% 93.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 994759 6.77% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 14687135 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.162566 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.799564 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 5465828 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 6500437 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 2284956 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 109363 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 326550 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 135471 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 8440 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 12979059 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 22096 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 326550 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 5675549 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 1529515 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 4345584 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 2134958 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 674977 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 12129764 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 166 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 128005 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents 129891 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.RenamedOperands 8170378 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 14771785 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 14690250 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 81535 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 6624020 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 1546358 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 396407 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 33332 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 2062542 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 2114945 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 1244442 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 252990 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 158890 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 10689942 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 428775 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 10217833 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 32007 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 1868726 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 1009548 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 314972 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 14687135 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.695700 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.377163 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 10355359 70.51% 70.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 1845686 12.57% 83.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 877719 5.98% 89.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 637269 4.34% 93.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 497555 3.39% 96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 237687 1.62% 98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 141618 0.96% 99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 77397 0.53% 99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 16845 0.11% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 14687135 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 13419 6.74% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 6.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 108426 54.48% 61.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 77176 38.78% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 3982 0.04% 0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 6701010 65.58% 65.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 17534 0.17% 65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 10648 0.10% 65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 1991 0.02% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 2057377 20.14% 86.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 1183005 11.58% 97.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 242286 2.37% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 10217833 # Type of FU issued
system.cpu1.iq.rate 0.613946 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 199021 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.019478 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 35235052 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 12931686 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 9924010 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 118777 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 58514 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 57042 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 10351384 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 61488 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 101325 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 375645 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 853 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 2882 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 159755 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 4092 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 23338 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 326550 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 1215619 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 41484 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 11650788 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 153391 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 2114945 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 1244442 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 389086 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 9620 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 6598 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 2882 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 57079 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 98765 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 155844 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 10093188 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 1987752 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 124645 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 532071 # number of nop insts executed
system.cpu1.iew.exec_refs 3152815 # number of memory reference insts executed
system.cpu1.iew.exec_branches 1559516 # Number of branches executed
system.cpu1.iew.exec_stores 1165063 # Number of stores executed
system.cpu1.iew.exec_rate 0.606457 # Inst execution rate
system.cpu1.iew.wb_sent 10020459 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 9981052 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 4916782 # num instructions producing a value
system.cpu1.iew.wb_consumers 6843934 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.599719 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.718415 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitCommittedInsts 9615778 # The number of committed instructions
system.cpu1.commit.commitCommittedOps 9615778 # The number of committed instructions
system.cpu1.commit.commitSquashedInsts 1958417 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 113803 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 145209 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 14360585 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.669595 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.592350 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 10743360 74.81% 74.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 1616043 11.25% 86.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 700215 4.88% 90.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 397241 2.77% 93.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 279128 1.94% 95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 129549 0.90% 96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 113540 0.79% 97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 89987 0.63% 97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 291522 2.03% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 14360585 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 9615778 # Number of instructions committed
system.cpu1.commit.committedOps 9615778 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 2823987 # Number of memory references committed
system.cpu1.commit.loads 1739300 # Number of loads committed
system.cpu1.commit.membars 35653 # Number of memory barriers committed
system.cpu1.commit.branches 1422938 # Number of branches committed
system.cpu1.commit.fp_insts 55483 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 8948473 # Number of committed integer instructions.
system.cpu1.commit.function_calls 153476 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 291522 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 25542136 # The number of ROB reads
system.cpu1.rob.rob_writes 23473924 # The number of ROB writes
system.cpu1.timesIdled 165614 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 1955749 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 3781507254 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 9164096 # Number of Instructions Simulated
system.cpu1.committedOps 9164096 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 9164096 # Number of Instructions Simulated
system.cpu1.cpi 1.816097 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 1.816097 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.550631 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.550631 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 13179031 # number of integer regfile reads
system.cpu1.int_regfile_writes 7231354 # number of integer regfile writes
system.cpu1.fp_regfile_reads 33888 # number of floating regfile reads
system.cpu1.fp_regfile_writes 32897 # number of floating regfile writes
system.cpu1.misc_regfile_reads 392068 # number of misc regfile reads
system.cpu1.misc_regfile_writes 179438 # number of misc regfile writes
system.cpu1.icache.replacements 177236 # number of replacements
system.cpu1.icache.tagsinuse 505.128292 # Cycle average of tags in use
system.cpu1.icache.total_refs 1491482 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 177747 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 8.391039 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 108399350000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 505.128292 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.986579 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.986579 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 1491482 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 1491482 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 1491482 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 1491482 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 1491482 # number of overall hits
system.cpu1.icache.overall_hits::total 1491482 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 188398 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 188398 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 188398 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 188398 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 188398 # number of overall misses
system.cpu1.icache.overall_misses::total 188398 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 2886679000 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 2886679000 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 2886679000 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 2886679000 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 2886679000 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 2886679000 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 1679880 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 1679880 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 1679880 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 1679880 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 1679880 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 1679880 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.112150 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.112150 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.112150 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15322.238028 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15322.238028 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15322.238028 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 361500 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 38 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 9513.157895 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.writebacks::writebacks 52 # number of writebacks
system.cpu1.icache.writebacks::total 52 # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 10580 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 10580 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 10580 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 10580 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 10580 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 10580 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 177818 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 177818 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 177818 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 177818 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 177818 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 177818 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2188079500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 2188079500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2188079500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 2188079500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2188079500 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 2188079500 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.105852 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.105852 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.105852 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12305.163144 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12305.163144 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12305.163144 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 156190 # number of replacements
system.cpu1.dcache.tagsinuse 478.738504 # Cycle average of tags in use
system.cpu1.dcache.total_refs 2451996 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 156506 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 15.667105 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 42868987000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 478.738504 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.935036 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.935036 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 1592507 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 1592507 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 821344 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 821344 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 23925 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 23925 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 22430 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 22430 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 2413851 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 2413851 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 2413851 # number of overall hits
system.cpu1.dcache.overall_hits::total 2413851 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 229184 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 229184 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 231703 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 231703 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 3831 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 3831 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 1979 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 1979 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 460887 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 460887 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 460887 # number of overall misses
system.cpu1.dcache.overall_misses::total 460887 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3617978500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3617978500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 7562454737 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 7562454737 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 50003000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 50003000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 26428500 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 26428500 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 11180433237 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11180433237 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 11180433237 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11180433237 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 1821691 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 1821691 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 1053047 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 1053047 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 27756 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 27756 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 24409 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 24409 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 2874738 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 2874738 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 2874738 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 2874738 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.125808 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.220031 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.138024 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.081077 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.160323 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.160323 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15786.348523 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 32638.570657 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13052.205690 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13354.471956 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24258.512904 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24258.512904 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 113724448 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 8713 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 13052.272237 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 116478 # number of writebacks
system.cpu1.dcache.writebacks::total 116478 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 102135 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 102135 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 194652 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 194652 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 879 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 879 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 296787 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 296787 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 296787 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 296787 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 127049 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 127049 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 37051 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 37051 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 2952 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 2952 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 1975 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 1975 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 164100 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 164100 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 164100 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 164100 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1572060500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1572060500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1129988939 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1129988939 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 25904500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 25904500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 20495000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 20495000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2702049439 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 2702049439 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2702049439 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 2702049439 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 300850500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 300850500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 561357500 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 561357500 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 862208000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 862208000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.069742 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.035185 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.106355 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.080913 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.057083 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.057083 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12373.655046 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30498.203530 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8775.237127 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 10377.215190 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16465.871048 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16465.871048 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 4916 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 189249 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 67157 40.25% 40.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 237 0.14% 40.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1923 1.15% 41.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30 121 0.07% 41.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 97397 58.38% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 166835 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 65800 49.19% 49.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 237 0.18% 49.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1923 1.44% 50.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30 121 0.09% 50.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 65679 49.10% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 133760 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1863324430000 98.10% 98.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 91299000 0.00% 98.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 390735500 0.02% 98.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30 47295500 0.00% 98.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 35546879500 1.87% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1899400639500 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.979794 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.674343 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 7 3.35% 3.35% # number of syscalls executed
system.cpu0.kern.syscall::3 17 8.13% 11.48% # number of syscalls executed
system.cpu0.kern.syscall::4 3 1.44% 12.92% # number of syscalls executed
system.cpu0.kern.syscall::6 31 14.83% 27.75% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.48% 28.23% # number of syscalls executed
system.cpu0.kern.syscall::17 8 3.83% 32.06% # number of syscalls executed
system.cpu0.kern.syscall::19 9 4.31% 36.36% # number of syscalls executed
system.cpu0.kern.syscall::20 6 2.87% 39.23% # number of syscalls executed
system.cpu0.kern.syscall::23 1 0.48% 39.71% # number of syscalls executed
system.cpu0.kern.syscall::24 3 1.44% 41.15% # number of syscalls executed
system.cpu0.kern.syscall::33 6 2.87% 44.02% # number of syscalls executed
system.cpu0.kern.syscall::41 2 0.96% 44.98% # number of syscalls executed
system.cpu0.kern.syscall::45 33 15.79% 60.77% # number of syscalls executed
system.cpu0.kern.syscall::47 3 1.44% 62.20% # number of syscalls executed
system.cpu0.kern.syscall::48 9 4.31% 66.51% # number of syscalls executed
system.cpu0.kern.syscall::54 10 4.78% 71.29% # number of syscalls executed
system.cpu0.kern.syscall::58 1 0.48% 71.77% # number of syscalls executed
system.cpu0.kern.syscall::59 5 2.39% 74.16% # number of syscalls executed
system.cpu0.kern.syscall::71 23 11.00% 85.17% # number of syscalls executed
system.cpu0.kern.syscall::73 3 1.44% 86.60% # number of syscalls executed
system.cpu0.kern.syscall::74 6 2.87% 89.47% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.48% 89.95% # number of syscalls executed
system.cpu0.kern.syscall::90 3 1.44% 91.39% # number of syscalls executed
system.cpu0.kern.syscall::92 9 4.31% 95.69% # number of syscalls executed
system.cpu0.kern.syscall::97 2 0.96% 96.65% # number of syscalls executed
system.cpu0.kern.syscall::98 2 0.96% 97.61% # number of syscalls executed
system.cpu0.kern.syscall::132 1 0.48% 98.09% # number of syscalls executed
system.cpu0.kern.syscall::144 2 0.96% 99.04% # number of syscalls executed
system.cpu0.kern.syscall::147 2 0.96% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 209 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir 205 0.12% 0.12% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.12% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.12% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx 3713 2.12% 2.24% # number of callpals executed
system.cpu0.kern.callpal::tbi 45 0.03% 2.26% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.00% 2.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl 159757 91.11% 93.38% # number of callpals executed
system.cpu0.kern.callpal::rdps 6320 3.60% 96.98% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 96.98% # number of callpals executed
system.cpu0.kern.callpal::wrusp 2 0.00% 96.98% # number of callpals executed
system.cpu0.kern.callpal::rdusp 8 0.00% 96.99% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 96.99% # number of callpals executed
system.cpu0.kern.callpal::rti 4796 2.74% 99.73% # number of callpals executed
system.cpu0.kern.callpal::callsys 348 0.20% 99.92% # number of callpals executed
system.cpu0.kern.callpal::imb 134 0.08% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 175342 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 7165 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1162 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1161
system.cpu0.kern.mode_good::user 1162
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.162038 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle no_value # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total no_value # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1897616401500 99.91% 99.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 1784230000 0.09% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 3714 # number of times the context was actually changed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 3932 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 49813 # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0 15022 36.83% 36.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22 1921 4.71% 41.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30 205 0.50% 42.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31 23643 57.96% 100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total 40791 # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0 15002 46.99% 46.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22 1921 6.02% 53.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30 205 0.64% 53.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31 14797 46.35% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total 31925 # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0 1870054566000 98.47% 98.47% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22 345480500 0.02% 98.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30 82493000 0.00% 98.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31 28594480500 1.51% 100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total 1899077020000 # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0 0.998669 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.625851 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2 1 0.85% 0.85% # number of syscalls executed
system.cpu1.kern.syscall::3 13 11.11% 11.97% # number of syscalls executed
system.cpu1.kern.syscall::4 1 0.85% 12.82% # number of syscalls executed
system.cpu1.kern.syscall::6 11 9.40% 22.22% # number of syscalls executed
system.cpu1.kern.syscall::15 1 0.85% 23.08% # number of syscalls executed
system.cpu1.kern.syscall::17 7 5.98% 29.06% # number of syscalls executed
system.cpu1.kern.syscall::19 1 0.85% 29.91% # number of syscalls executed
system.cpu1.kern.syscall::23 3 2.56% 32.48% # number of syscalls executed
system.cpu1.kern.syscall::24 3 2.56% 35.04% # number of syscalls executed
system.cpu1.kern.syscall::33 5 4.27% 39.32% # number of syscalls executed
system.cpu1.kern.syscall::45 21 17.95% 57.26% # number of syscalls executed
system.cpu1.kern.syscall::47 3 2.56% 59.83% # number of syscalls executed
system.cpu1.kern.syscall::48 1 0.85% 60.68% # number of syscalls executed
system.cpu1.kern.syscall::59 2 1.71% 62.39% # number of syscalls executed
system.cpu1.kern.syscall::71 31 26.50% 88.89% # number of syscalls executed
system.cpu1.kern.syscall::74 10 8.55% 97.44% # number of syscalls executed
system.cpu1.kern.syscall::132 3 2.56% 100.00% # number of syscalls executed
system.cpu1.kern.syscall::total 117 # number of syscalls executed
system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir 121 0.29% 0.29% # number of callpals executed
system.cpu1.kern.callpal::wrmces 1 0.00% 0.29% # number of callpals executed
system.cpu1.kern.callpal::wrfen 1 0.00% 0.29% # number of callpals executed
system.cpu1.kern.callpal::swpctx 734 1.74% 2.03% # number of callpals executed
system.cpu1.kern.callpal::tbi 9 0.02% 2.05% # number of callpals executed
system.cpu1.kern.callpal::wrent 7 0.02% 2.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl 35949 85.20% 87.27% # number of callpals executed
system.cpu1.kern.callpal::rdps 2433 5.77% 93.03% # number of callpals executed
system.cpu1.kern.callpal::wrkgp 1 0.00% 93.03% # number of callpals executed
system.cpu1.kern.callpal::wrusp 5 0.01% 93.05% # number of callpals executed
system.cpu1.kern.callpal::rdusp 1 0.00% 93.05% # number of callpals executed
system.cpu1.kern.callpal::whami 3 0.01% 93.06% # number of callpals executed
system.cpu1.kern.callpal::rti 2715 6.43% 99.49% # number of callpals executed
system.cpu1.kern.callpal::callsys 167 0.40% 99.89% # number of callpals executed
system.cpu1.kern.callpal::imb 47 0.11% 100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.callpal::total 42196 # number of callpals executed
system.cpu1.kern.mode_switch::kernel 1189 # number of protection mode switches
system.cpu1.kern.mode_switch::user 578 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 2262 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 747
system.cpu1.kern.mode_good::user 578
system.cpu1.kern.mode_good::idle 169
system.cpu1.kern.mode_switch_good::kernel 0.628259 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.074713 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total 1.702972 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 33800928000 1.78% 1.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 913024000 0.05% 1.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1864011788000 98.17% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 735 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|