blob: ae2948145d27983ae311b258b525122a8341e4a3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.858684 # Number of seconds simulated
sim_ticks 1858684403000 # Number of ticks simulated
final_tick 1858684403000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 73473 # Simulator instruction rate (inst/s)
host_op_rate 73473 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2572309842 # Simulator tick rate (ticks/s)
host_mem_usage 296656 # Number of bytes of host memory used
host_seconds 722.57 # Real time elapsed on the host
sim_insts 53089851 # Number of instructions simulated
sim_ops 53089851 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 29847552 # Number of bytes read from this memory
system.physmem.bytes_inst_read 1082432 # Number of instructions bytes read from this memory
system.physmem.bytes_written 10195968 # Number of bytes written to this memory
system.physmem.num_reads 466368 # Number of read requests responded to by this memory
system.physmem.num_writes 159312 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 16058429 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 582365 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 5485583 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 21544012 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 391653 # number of replacements
system.l2c.tagsinuse 34933.081455 # Cycle average of tags in use
system.l2c.total_refs 2427420 # Total number of references to valid blocks.
system.l2c.sampled_refs 424662 # Sample count of references to valid blocks.
system.l2c.avg_refs 5.716122 # Average number of references to valid blocks.
system.l2c.warmup_cycle 5620155000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 22664.143946 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.inst 4133.885317 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.data 8135.052193 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.345827 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.inst 0.063078 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.data 0.124131 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.533037 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu.inst 1009333 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.data 810762 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1820095 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 834721 # number of Writeback hits
system.l2c.Writeback_hits::total 834721 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu.data 15 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 15 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu.data 2 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu.data 183748 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 183748 # number of ReadExReq hits
system.l2c.demand_hits::cpu.inst 1009333 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.data 994510 # number of demand (read+write) hits
system.l2c.demand_hits::total 2003843 # number of demand (read+write) hits
system.l2c.overall_hits::cpu.inst 1009333 # number of overall hits
system.l2c.overall_hits::cpu.data 994510 # number of overall hits
system.l2c.overall_hits::total 2003843 # number of overall hits
system.l2c.ReadReq_misses::cpu.inst 16915 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.data 291468 # number of ReadReq misses
system.l2c.ReadReq_misses::total 308383 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu.data 32 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 32 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu.data 117029 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 117029 # number of ReadExReq misses
system.l2c.demand_misses::cpu.inst 16915 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.data 408497 # number of demand (read+write) misses
system.l2c.demand_misses::total 425412 # number of demand (read+write) misses
system.l2c.overall_misses::cpu.inst 16915 # number of overall misses
system.l2c.overall_misses::cpu.data 408497 # number of overall misses
system.l2c.overall_misses::total 425412 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu.inst 884741000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.data 15168191000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 16052932000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu.data 425500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 425500 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu.data 6138440500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6138440500 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu.inst 884741000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.data 21306631500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 22191372500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu.inst 884741000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.data 21306631500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 22191372500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu.inst 1026248 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.data 1102230 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2128478 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 834721 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 834721 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu.data 47 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 47 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu.data 3 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 3 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu.data 300777 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 300777 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu.inst 1026248 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.data 1403007 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2429255 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu.inst 1026248 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.data 1403007 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2429255 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.016482 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.264435 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.680851 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.333333 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.389089 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.inst 0.016482 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.291158 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.inst 0.016482 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.291158 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52305.113804 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52040.673419 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 13296.875000 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52452.302421 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52305.113804 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52158.599696 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52305.113804 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52158.599696 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 117800 # number of writebacks
system.l2c.writebacks::total 117800 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu.inst 16914 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.data 291468 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 308382 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu.data 32 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 32 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu.data 117029 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 117029 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu.inst 16914 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.data 408497 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 425411 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu.inst 16914 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.data 408497 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 425411 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu.inst 677644000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.data 11668187500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 12345831500 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 1343000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 1343000 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu.data 40000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 40000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu.data 4714582500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 4714582500 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.inst 677644000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.data 16382770000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 17060414000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.inst 677644000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.data 16382770000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 17060414000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 809666500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 809666500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 1114488498 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1114488498 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.data 1924154998 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 1924154998 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.016481 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.264435 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.680851 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.389089 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.016481 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.291158 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.016481 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.291158 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40064.088920 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40032.482125 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 41968.750000 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 40000 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40285.591605 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40064.088920 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40104.994651 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40064.088920 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40104.994651 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 41685 # number of replacements
system.iocache.tagsinuse 1.266745 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 41701 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 1708341003000 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::tsunami.ide 1.266745 # Average occupied blocks per requestor
system.iocache.occ_percent::tsunami.ide 0.079172 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.079172 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses
system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses
system.iocache.demand_misses::total 41725 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses
system.iocache.overall_misses::total 41725 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 19937998 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 19937998 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide 5721838806 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 5721838806 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 5741776804 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 5741776804 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 5741776804 # number of overall miss cycles
system.iocache.overall_miss_latency::total 5741776804 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 115248.543353 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 137703.090248 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 137609.989311 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 137609.989311 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 64629068 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 10476 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 6169.250477 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41512 # number of writebacks
system.iocache.writebacks::total 41512 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 10941998 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 10941998 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3560986994 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 3560986994 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 3571928992 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 3571928992 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 3571928992 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 3571928992 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63248.543353 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 85699.532971 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85606.446783 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85606.446783 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 10017178 # DTB read hits
system.cpu.dtb.read_misses 45828 # DTB read misses
system.cpu.dtb.read_acv 561 # DTB read access violations
system.cpu.dtb.read_accesses 954843 # DTB read accesses
system.cpu.dtb.write_hits 6639084 # DTB write hits
system.cpu.dtb.write_misses 10800 # DTB write misses
system.cpu.dtb.write_acv 415 # DTB write access violations
system.cpu.dtb.write_accesses 340295 # DTB write accesses
system.cpu.dtb.data_hits 16656262 # DTB hits
system.cpu.dtb.data_misses 56628 # DTB misses
system.cpu.dtb.data_acv 976 # DTB access violations
system.cpu.dtb.data_accesses 1295138 # DTB accesses
system.cpu.itb.fetch_hits 1345400 # ITB hits
system.cpu.itb.fetch_misses 36691 # ITB misses
system.cpu.itb.fetch_acv 1385 # ITB acv
system.cpu.itb.fetch_accesses 1382091 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.numCycles 115937106 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 14171679 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 11793956 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 477051 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 10388735 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 5970315 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 956584 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 68437 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 29509897 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 72276663 # Number of instructions fetch has processed
system.cpu.fetch.Branches 14171679 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 6926899 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 13625760 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2211095 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 36451359 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 33988 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 254368 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 318126 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 191 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 9001683 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 320234 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 81638301 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 0.885328 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.224856 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 68012541 83.31% 83.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 890285 1.09% 84.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1788287 2.19% 86.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 860446 1.05% 87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2806697 3.44% 91.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 613121 0.75% 91.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 690439 0.85% 92.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1018441 1.25% 93.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 4958044 6.07% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 81638301 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.122236 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.623413 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 30605398 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 36211579 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 12459009 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 962410 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1399904 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 626907 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 46406 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 70869283 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 128122 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 1399904 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 31751021 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 12870145 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 19629693 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 11657858 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 4329678 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 67084686 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 6936 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 509202 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 1545669 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 44883895 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 81279618 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 80782275 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 497343 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 38259023 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 6624872 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1702108 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 250876 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 12154886 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 10647937 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 6996260 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1317222 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 890257 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 59186479 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2094113 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 57496699 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 116770 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 7805626 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 4020701 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1426389 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 81638301 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.704286 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.361652 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 56549177 69.27% 69.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 11085908 13.58% 82.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 5246792 6.43% 89.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 3470006 4.25% 93.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 2637448 3.23% 96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 1477237 1.81% 98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 737523 0.90% 99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 327606 0.40% 99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 106604 0.13% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 81638301 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 90136 11.38% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 378271 47.76% 59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 323650 40.86% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 7281 0.01% 0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 39231645 68.23% 68.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 61830 0.11% 68.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 25607 0.04% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 10492080 18.25% 86.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 6722416 11.69% 98.34% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 952204 1.66% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 57496699 # Type of FU issued
system.cpu.iq.rate 0.495930 # Inst issue rate
system.cpu.iq.fu_busy_cnt 792057 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.013776 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 196846794 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 68765054 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 56061076 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 693732 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 333965 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 328206 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 57917538 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 363937 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 590984 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1535089 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 3470 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 13124 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 604028 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 18323 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 170629 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1399904 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 9017933 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 616152 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 64867759 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 849536 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 10647937 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 6996260 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 1840231 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 482623 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 15971 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 13124 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 267386 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 425155 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 692541 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 56871146 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 10095387 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 625553 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 3587167 # number of nop insts executed
system.cpu.iew.exec_refs 16760622 # number of memory reference insts executed
system.cpu.iew.exec_branches 9006504 # Number of branches executed
system.cpu.iew.exec_stores 6665235 # Number of stores executed
system.cpu.iew.exec_rate 0.490534 # Inst execution rate
system.cpu.iew.wb_sent 56517124 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 56389282 # cumulative count of insts written-back
system.cpu.iew.wb_producers 27888094 # num instructions producing a value
system.cpu.iew.wb_consumers 37753450 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 0.486378 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.738690 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 56284358 # The number of committed instructions
system.cpu.commit.commitCommittedOps 56284358 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 8468547 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 667724 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 643899 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 80238397 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.701464 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.625122 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 59258262 73.85% 73.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 8767408 10.93% 84.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 4647312 5.79% 90.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2573487 3.21% 93.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1500960 1.87% 95.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 651575 0.81% 96.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 486922 0.61% 97.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 501150 0.62% 97.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 1851321 2.31% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 80238397 # Number of insts commited each cycle
system.cpu.commit.committedInsts 56284358 # Number of instructions committed
system.cpu.commit.committedOps 56284358 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 15505080 # Number of memory references committed
system.cpu.commit.loads 9112848 # Number of loads committed
system.cpu.commit.membars 227858 # Number of memory barriers committed
system.cpu.commit.branches 8462387 # Number of branches committed
system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions.
system.cpu.commit.int_insts 52122951 # Number of committed integer instructions.
system.cpu.commit.function_calls 744427 # Number of function calls committed.
system.cpu.commit.bw_lim_events 1851321 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 142888950 # The number of ROB reads
system.cpu.rob.rob_writes 130907900 # The number of ROB writes
system.cpu.timesIdled 1275123 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 34298805 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 3601425271 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 53089851 # Number of Instructions Simulated
system.cpu.committedOps 53089851 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 53089851 # Number of Instructions Simulated
system.cpu.cpi 2.183790 # CPI: Cycles Per Instruction
system.cpu.cpi_total 2.183790 # CPI: Total CPI of All Threads
system.cpu.ipc 0.457919 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.457919 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 74514493 # number of integer regfile reads
system.cpu.int_regfile_writes 40703979 # number of integer regfile writes
system.cpu.fp_regfile_reads 166152 # number of floating regfile reads
system.cpu.fp_regfile_writes 167434 # number of floating regfile writes
system.cpu.misc_regfile_reads 1998995 # number of misc regfile reads
system.cpu.misc_regfile_writes 949957 # number of misc regfile writes
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu.icache.replacements 1025621 # number of replacements
system.cpu.icache.tagsinuse 509.964536 # Cycle average of tags in use
system.cpu.icache.total_refs 7915589 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1026130 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 7.714022 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 23323095000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 509.964536 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.996024 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.996024 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 7915590 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 7915590 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 7915590 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 7915590 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 7915590 # number of overall hits
system.cpu.icache.overall_hits::total 7915590 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1086093 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1086093 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1086093 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1086093 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1086093 # number of overall misses
system.cpu.icache.overall_misses::total 1086093 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 16268467995 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 16268467995 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 16268467995 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 16268467995 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 16268467995 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 16268467995 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 9001683 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 9001683 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 9001683 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 9001683 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 9001683 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 9001683 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.120654 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.120654 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.120654 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14978.890385 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14978.890385 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14978.890385 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 1679497 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 150 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 11196.646667 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 238 # number of writebacks
system.cpu.icache.writebacks::total 238 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 59750 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 59750 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 59750 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 59750 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 59750 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 59750 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1026343 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1026343 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1026343 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1026343 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1026343 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1026343 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12299507497 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 12299507497 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12299507497 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 12299507497 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12299507497 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 12299507497 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.114017 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.114017 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.114017 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11983.817785 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11983.817785 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11983.817785 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1402627 # number of replacements
system.cpu.dcache.tagsinuse 511.995944 # Cycle average of tags in use
system.cpu.dcache.total_refs 11951343 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1403139 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 8.517576 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 19459000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.995944 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999992 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999992 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 7323424 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 7323424 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4214108 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 4214108 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 193501 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 193501 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 220102 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 220102 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 11537532 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 11537532 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 11537532 # number of overall hits
system.cpu.dcache.overall_hits::total 11537532 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1804216 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1804216 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1942860 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1942860 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 23377 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 23377 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data 3 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 3 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data 3747076 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3747076 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 3747076 # number of overall misses
system.cpu.dcache.overall_misses::total 3747076 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 38906858000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 38906858000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 58108807026 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 58108807026 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 346630500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 346630500 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 83500 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 83500 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 97015665026 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 97015665026 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 97015665026 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 97015665026 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 9127640 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 9127640 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 6156968 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 6156968 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 216878 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 216878 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 220105 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 220105 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 15284608 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 15284608 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 15284608 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 15284608 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.197665 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.315555 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.107789 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000014 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.245154 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.245154 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21564.412465 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29908.900809 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14827.843607 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 27833.333333 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25891.032108 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25891.032108 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 927127320 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 168000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 101622 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 7 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9123.293381 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 24000 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 834483 # number of writebacks
system.cpu.dcache.writebacks::total 834483 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 718769 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 718769 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1643008 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1643008 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5385 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 5385 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2361777 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2361777 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2361777 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2361777 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1085447 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1085447 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 299852 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 299852 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17992 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 17992 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 3 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 3 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1385299 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1385299 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1385299 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1385299 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24777383500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 24777383500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8529644820 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8529644820 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 212567500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 212567500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 74000 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 74000 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 33307028320 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 33307028320 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 33307028320 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 33307028320 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 904080500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 904080500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1233731998 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1233731998 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 2137812498 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 2137812498 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.118919 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048701 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.082959 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000014 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090634 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090634 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22826.893897 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28446.182850 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11814.556470 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 24666.666667 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24043.205344 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24043.205344 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 6430 # number of quiesce instructions executed
system.cpu.kern.inst.hwrei 211556 # number of hwrei instructions executed
system.cpu.kern.ipl_count::0 74875 40.96% 40.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21 241 0.13% 41.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22 1880 1.03% 42.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31 105790 57.88% 100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total 182786 # number of times we switched to this ipl
system.cpu.kern.ipl_good::0 73508 49.29% 49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21 241 0.16% 49.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22 1880 1.26% 50.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31 73510 49.29% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total 149139 # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0 1820018970500 97.92% 97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21 94294500 0.01% 97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22 380287500 0.02% 97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31 38189985000 2.05% 100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total 1858683537500 # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0 0.981743 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31 0.694867 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
system.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
system.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
system.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
system.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
system.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
system.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
system.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
system.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
system.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
system.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
system.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
system.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
system.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
system.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
system.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
system.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
system.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
system.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
system.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
system.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
system.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
system.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
system.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
system.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
system.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
system.cpu.kern.syscall::total 326 # number of syscalls executed
system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx 4176 2.17% 2.17% # number of callpals executed
system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed
system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed
system.cpu.kern.callpal::swpipl 175453 91.19% 93.39% # number of callpals executed
system.cpu.kern.callpal::rdps 6785 3.53% 96.92% # number of callpals executed
system.cpu.kern.callpal::wrkgp 1 0.00% 96.92% # number of callpals executed
system.cpu.kern.callpal::wrusp 7 0.00% 96.92% # number of callpals executed
system.cpu.kern.callpal::rdusp 9 0.00% 96.93% # number of callpals executed
system.cpu.kern.callpal::whami 2 0.00% 96.93% # number of callpals executed
system.cpu.kern.callpal::rti 5213 2.71% 99.64% # number of callpals executed
system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
system.cpu.kern.callpal::total 192407 # number of callpals executed
system.cpu.kern.mode_switch::kernel 5952 # number of protection mode switches
system.cpu.kern.mode_switch::user 1740 # number of protection mode switches
system.cpu.kern.mode_switch::idle 2103 # number of protection mode switches
system.cpu.kern.mode_good::kernel 1910
system.cpu.kern.mode_good::user 1740
system.cpu.kern.mode_good::idle 170
system.cpu.kern.mode_switch_good::kernel 0.320901 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle 0.080837 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total 1.401737 # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel 29137471500 1.57% 1.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user 2698722000 0.15% 1.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle 1826847336000 98.29% 100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context 4177 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|