blob: a3cafb8819dbf7814455623411cf764d5d30f72d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.875760 # Number of seconds simulated
sim_ticks 1875760362000 # Number of ticks simulated
final_tick 1875760362000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 133605 # Simulator instruction rate (inst/s)
host_op_rate 133605 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 4730094094 # Simulator tick rate (ticks/s)
host_mem_usage 378388 # Number of bytes of host memory used
host_seconds 396.56 # Real time elapsed on the host
sim_insts 52982087 # Number of instructions simulated
sim_ops 52982087 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 958208 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 24881088 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 25840256 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 958208 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 958208 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7524736 # Number of bytes written to this memory
system.physmem.bytes_written::total 7524736 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 14972 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 388767 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 403754 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 117574 # Number of write requests responded to by this memory
system.physmem.num_writes::total 117574 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 510837 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 13264534 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 512 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 13775883 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 510837 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 510837 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 4011566 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 4011566 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 4011566 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 510837 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 13264534 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 512 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 17787449 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 403754 # Number of read requests accepted
system.physmem.writeReqs 117574 # Number of write requests accepted
system.physmem.readBursts 403754 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 117574 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 25832192 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 8064 # Total number of bytes read from write queue
system.physmem.bytesWritten 7523264 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 25840256 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7524736 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 126 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 303613 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 25610 # Per bank write bursts
system.physmem.perBankRdBursts::1 25424 # Per bank write bursts
system.physmem.perBankRdBursts::2 25555 # Per bank write bursts
system.physmem.perBankRdBursts::3 25501 # Per bank write bursts
system.physmem.perBankRdBursts::4 25379 # Per bank write bursts
system.physmem.perBankRdBursts::5 24724 # Per bank write bursts
system.physmem.perBankRdBursts::6 24941 # Per bank write bursts
system.physmem.perBankRdBursts::7 25082 # Per bank write bursts
system.physmem.perBankRdBursts::8 24938 # Per bank write bursts
system.physmem.perBankRdBursts::9 25020 # Per bank write bursts
system.physmem.perBankRdBursts::10 25562 # Per bank write bursts
system.physmem.perBankRdBursts::11 24881 # Per bank write bursts
system.physmem.perBankRdBursts::12 24459 # Per bank write bursts
system.physmem.perBankRdBursts::13 25275 # Per bank write bursts
system.physmem.perBankRdBursts::14 25708 # Per bank write bursts
system.physmem.perBankRdBursts::15 25569 # Per bank write bursts
system.physmem.perBankWrBursts::0 7930 # Per bank write bursts
system.physmem.perBankWrBursts::1 7523 # Per bank write bursts
system.physmem.perBankWrBursts::2 7959 # Per bank write bursts
system.physmem.perBankWrBursts::3 7525 # Per bank write bursts
system.physmem.perBankWrBursts::4 7322 # Per bank write bursts
system.physmem.perBankWrBursts::5 6662 # Per bank write bursts
system.physmem.perBankWrBursts::6 6770 # Per bank write bursts
system.physmem.perBankWrBursts::7 6719 # Per bank write bursts
system.physmem.perBankWrBursts::8 7147 # Per bank write bursts
system.physmem.perBankWrBursts::9 6703 # Per bank write bursts
system.physmem.perBankWrBursts::10 7409 # Per bank write bursts
system.physmem.perBankWrBursts::11 6974 # Per bank write bursts
system.physmem.perBankWrBursts::12 7145 # Per bank write bursts
system.physmem.perBankWrBursts::13 7893 # Per bank write bursts
system.physmem.perBankWrBursts::14 8063 # Per bank write bursts
system.physmem.perBankWrBursts::15 7807 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 20 # Number of times write queue was full causing retry
system.physmem.totGap 1875755162500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 403754 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 117574 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 315453 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 35937 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 28173 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 23971 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 71 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 14 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1594 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1903 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3242 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4193 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 5460 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6573 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6002 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6433 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 7853 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 8316 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 9450 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 8577 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 8739 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7869 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 8334 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 6429 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 6478 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 5661 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 396 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 236 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 214 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 237 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 220 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 108 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 143 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 144 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 194 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 214 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 130 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 139 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 122 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 185 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 156 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 161 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 120 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 112 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 101 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 107 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 193 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 126 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 77 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 129 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 97 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 43 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 51 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 27 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 78 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 62202 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 536.237934 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 330.496904 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 411.905259 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 13738 22.09% 22.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 10541 16.95% 39.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 4957 7.97% 47.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2730 4.39% 51.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2467 3.97% 55.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1593 2.56% 57.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 3726 5.99% 63.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1160 1.86% 65.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 21290 34.23% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 62202 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 5203 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 77.574092 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 2240.859567 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-4095 5198 99.90% 99.90% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4096-8191 1 0.02% 99.92% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::40960-45055 1 0.02% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::57344-61439 1 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::73728-77823 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::122880-126975 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 5203 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 5203 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 22.592927 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 19.087485 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 21.896632 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 4449 85.51% 85.51% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 153 2.94% 88.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 15 0.29% 88.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 183 3.52% 92.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 7 0.13% 92.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 21 0.40% 92.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 39 0.75% 93.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 1 0.02% 93.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 10 0.19% 93.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 17 0.33% 94.08% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 6 0.12% 94.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 2 0.04% 94.23% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 8 0.15% 94.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 2 0.04% 94.43% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 19 0.37% 94.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 27 0.52% 95.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 31 0.60% 95.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95 3 0.06% 95.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 162 3.11% 99.08% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111 1 0.02% 99.10% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::124-127 1 0.02% 99.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 7 0.13% 99.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 2 0.04% 99.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-147 4 0.08% 99.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-155 1 0.02% 99.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159 3 0.06% 99.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163 2 0.04% 99.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::164-167 4 0.08% 99.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-171 4 0.08% 99.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179 1 0.02% 99.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183 10 0.19% 99.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-187 1 0.02% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191 1 0.02% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-195 1 0.02% 99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::196-199 2 0.04% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::228-231 3 0.06% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 5203 # Writes before turning the bus around for reads
system.physmem.totQLat 4177241750 # Total ticks spent queuing
system.physmem.totMemAccLat 11745266750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2018140000 # Total ticks spent in databus transfers
system.physmem.avgQLat 10349.24 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 29099.24 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 13.77 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 4.01 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 13.78 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 4.01 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.14 # Data bus utilization in percentage
system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 2.11 # Average read queue length when enqueuing
system.physmem.avgWrQLen 25.14 # Average write queue length when enqueuing
system.physmem.readRowHits 363742 # Number of row buffer hits during reads
system.physmem.writeRowHits 95234 # Number of row buffer hits during writes
system.physmem.readRowHitRate 90.12 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 81.00 # Row buffer hit rate for writes
system.physmem.avgGap 3598032.64 # Average gap between requests
system.physmem.pageHitRate 88.06 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 232553160 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 126889125 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1577284800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 378496800 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 122515155360 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 61473435525 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1071528687000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 1257832501770 # Total energy per rank (pJ)
system.physmem_0.averagePower 670.574130 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 1782381530500 # Time in different power states
system.physmem_0.memoryStateTime::REF 62635560000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 30737512000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 237693960 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 129694125 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1570966800 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 383233680 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 122515155360 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 61441070355 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1071557085750 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 1257834900030 # Total energy per rank (pJ)
system.physmem_1.averagePower 670.575404 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 1782427454500 # Time in different power states
system.physmem_1.memoryStateTime::REF 62635560000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 30691601750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 17943789 # Number of BP lookups
system.cpu.branchPred.condPredicted 15652252 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 367731 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 11526734 # Number of BTB lookups
system.cpu.branchPred.BTBHits 5853564 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 50.782503 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 912127 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 21143 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 10250861 # DTB read hits
system.cpu.dtb.read_misses 41155 # DTB read misses
system.cpu.dtb.read_acv 533 # DTB read access violations
system.cpu.dtb.read_accesses 965519 # DTB read accesses
system.cpu.dtb.write_hits 6643163 # DTB write hits
system.cpu.dtb.write_misses 9679 # DTB write misses
system.cpu.dtb.write_acv 405 # DTB write access violations
system.cpu.dtb.write_accesses 341919 # DTB write accesses
system.cpu.dtb.data_hits 16894024 # DTB hits
system.cpu.dtb.data_misses 50834 # DTB misses
system.cpu.dtb.data_acv 938 # DTB access violations
system.cpu.dtb.data_accesses 1307438 # DTB accesses
system.cpu.itb.fetch_hits 1771509 # ITB hits
system.cpu.itb.fetch_misses 27218 # ITB misses
system.cpu.itb.fetch_acv 651 # ITB acv
system.cpu.itb.fetch_accesses 1798727 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.numCycles 154312476 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 29589684 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 78040473 # Number of instructions fetch has processed
system.cpu.fetch.Branches 17943789 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 6765691 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 115537778 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 1228012 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 1868 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 28793 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 1263154 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 470523 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 558 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 8990852 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 270749 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 147506364 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 0.529065 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.785295 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 132982346 90.15% 90.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 927735 0.63% 90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1956667 1.33% 92.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 905254 0.61% 92.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2772061 1.88% 94.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 613974 0.42% 95.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 725766 0.49% 95.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1009556 0.68% 96.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 5613005 3.81% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 147506364 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.116282 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.505730 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 23997501 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 111590886 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 9436404 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 1909016 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 572556 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 581578 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 41802 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 68051611 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 132447 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 572556 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 24921357 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 78408678 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 21682628 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 10334897 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 11586246 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 65629261 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 204540 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2094496 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 230878 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 7314004 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 43742271 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 79592757 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 79412100 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 168205 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 38181578 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 5560685 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1689598 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 239417 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 13566674 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 10375081 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 6952014 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1510108 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 1095838 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 58467931 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2138048 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 57495227 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 57340 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 7623887 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 3407756 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1476848 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 147506364 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.389781 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.113625 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 123908569 84.00% 84.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 10178941 6.90% 90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 4283785 2.90% 93.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 3020720 2.05% 95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 3080791 2.09% 97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 1492273 1.01% 98.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1011784 0.69% 99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 404685 0.27% 99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 124816 0.08% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 147506364 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 210138 18.65% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 18.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 541379 48.04% 66.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 375311 33.31% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 7282 0.01% 0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 39050505 67.92% 67.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 61871 0.11% 68.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 38553 0.07% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 10660993 18.54% 86.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 6723341 11.69% 98.35% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 949046 1.65% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 57495227 # Type of FU issued
system.cpu.iq.rate 0.372590 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1126828 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.019599 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 262968198 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 67912529 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 55849103 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 712787 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 336322 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 328951 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 58232052 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 382721 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 635480 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1282102 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 3336 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 19413 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 573763 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 18204 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 460620 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 572556 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 74664170 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1189821 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 64295080 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 139940 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 10375081 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 6952014 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 1890560 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 43853 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 943025 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 19413 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 177030 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 409389 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 586419 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 56909008 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 10319700 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 586218 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 3689101 # number of nop insts executed
system.cpu.iew.exec_refs 16987647 # number of memory reference insts executed
system.cpu.iew.exec_branches 8974026 # Number of branches executed
system.cpu.iew.exec_stores 6667947 # Number of stores executed
system.cpu.iew.exec_rate 0.368791 # Inst execution rate
system.cpu.iew.wb_sent 56315336 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 56178054 # cumulative count of insts written-back
system.cpu.iew.wb_producers 28756989 # num instructions producing a value
system.cpu.iew.wb_consumers 39942344 # num instructions consuming a value
system.cpu.iew.wb_rate 0.364054 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.719962 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 8005033 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 661200 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 537292 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 146103821 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.384473 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.286210 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 126321778 86.46% 86.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 7855301 5.38% 91.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 4275066 2.93% 94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2236699 1.53% 96.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1745226 1.19% 97.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 615725 0.42% 97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 478401 0.33% 98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 477554 0.33% 98.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 2098071 1.44% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 146103821 # Number of insts commited each cycle
system.cpu.commit.committedInsts 56172911 # Number of instructions committed
system.cpu.commit.committedOps 56172911 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 15471230 # Number of memory references committed
system.cpu.commit.loads 9092979 # Number of loads committed
system.cpu.commit.membars 226353 # Number of memory barriers committed
system.cpu.commit.branches 8440862 # Number of branches committed
system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions.
system.cpu.commit.int_insts 52022252 # Number of committed integer instructions.
system.cpu.commit.function_calls 740590 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 3198097 5.69% 5.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 36219833 64.48% 70.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 60677 0.11% 70.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 70.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 38085 0.07% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 3636 0.01% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 9319332 16.59% 86.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 6384206 11.37% 98.31% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 949045 1.69% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 56172911 # Class of committed instruction
system.cpu.commit.bw_lim_events 2098071 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 207934044 # The number of ROB reads
system.cpu.rob.rob_writes 129754094 # The number of ROB writes
system.cpu.timesIdled 581359 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 6806112 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 3597208249 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 52982087 # Number of Instructions Simulated
system.cpu.committedOps 52982087 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 2.912541 # CPI: Cycles Per Instruction
system.cpu.cpi_total 2.912541 # CPI: Total CPI of All Threads
system.cpu.ipc 0.343343 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.343343 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 74569026 # number of integer regfile reads
system.cpu.int_regfile_writes 40527111 # number of integer regfile writes
system.cpu.fp_regfile_reads 166982 # number of floating regfile reads
system.cpu.fp_regfile_writes 167538 # number of floating regfile writes
system.cpu.misc_regfile_reads 1985520 # number of misc regfile reads
system.cpu.misc_regfile_writes 939432 # number of misc regfile writes
system.cpu.dcache.tags.replacements 1401817 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.992665 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 11831384 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 1402329 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 8.436953 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 36569500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.992665 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999986 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999986 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 415 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 55 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 42 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 63839342 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 63839342 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 7238802 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 7238802 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4190242 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 4190242 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 186215 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 186215 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 215725 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 215725 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 11429044 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 11429044 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 11429044 # number of overall hits
system.cpu.dcache.overall_hits::total 11429044 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1797438 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1797438 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1957552 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1957552 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 23250 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 23250 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data 29 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 29 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data 3754990 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3754990 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 3754990 # number of overall misses
system.cpu.dcache.overall_misses::total 3754990 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 57215692000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 57215692000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 116805325608 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 116805325608 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 447608000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 447608000 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 892500 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 892500 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 174021017608 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 174021017608 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 174021017608 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 174021017608 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 9036240 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 9036240 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 6147794 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 6147794 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 209465 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 209465 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 215754 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 215754 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 15184034 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 15184034 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 15184034 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 15184034 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.198914 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.198914 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.318415 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.318415 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.110997 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.110997 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000134 # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total 0.000134 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.247299 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.247299 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.247299 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.247299 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31831.802822 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31831.802822 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59669.079344 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59669.079344 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19251.956989 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19251.956989 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 30775.862069 # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 30775.862069 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46343.936364 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46343.936364 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46343.936364 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46343.936364 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 7142845 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 5288 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 134029 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 28 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 53.293280 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 188.857143 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 841132 # number of writebacks
system.cpu.dcache.writebacks::total 841132 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 703605 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 703605 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1666863 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1666863 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5233 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 5233 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2370468 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2370468 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2370468 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2370468 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1093833 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1093833 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 290689 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 290689 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 18017 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 18017 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 29 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 29 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1384522 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1384522 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1384522 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1384522 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9598 # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total 9598 # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16528 # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total 16528 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 44560858000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 44560858000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 18438060220 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 18438060220 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 229318500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 229318500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 863500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 863500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 62998918220 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 62998918220 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 62998918220 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 62998918220 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1529906000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1529906000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2154205500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2154205500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3684111500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 3684111500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.121050 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.121050 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047283 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047283 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086014 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086014 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000134 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000134 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091183 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.091183 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091183 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.091183 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40738.264433 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40738.264433 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63428.819873 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63428.819873 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12727.895876 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12727.895876 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 29775.862069 # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 29775.862069 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45502.287591 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45502.287591 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45502.287591 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45502.287591 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 220765.656566 # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220765.656566 # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 224443.165243 # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224443.165243 # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 222901.228219 # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 222901.228219 # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 1036098 # number of replacements
system.cpu.icache.tags.tagsinuse 507.835115 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 7900594 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 1036606 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 7.621598 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 42318910500 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 507.835115 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.991865 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.991865 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 508 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 72 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 82 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 354 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.992188 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 10027828 # Number of tag accesses
system.cpu.icache.tags.data_accesses 10027828 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 7900595 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 7900595 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 7900595 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 7900595 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 7900595 # number of overall hits
system.cpu.icache.overall_hits::total 7900595 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1090254 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1090254 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1090254 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1090254 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1090254 # number of overall misses
system.cpu.icache.overall_misses::total 1090254 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 16373491482 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 16373491482 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 16373491482 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 16373491482 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 16373491482 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 16373491482 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 8990849 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 8990849 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 8990849 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 8990849 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 8990849 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 8990849 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.121263 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.121263 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.121263 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.121263 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.121263 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.121263 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15018.052199 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15018.052199 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15018.052199 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15018.052199 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15018.052199 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15018.052199 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 11165 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 304 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 36.726974 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 1036098 # number of writebacks
system.cpu.icache.writebacks::total 1036098 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 53275 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 53275 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 53275 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 53275 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 53275 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 53275 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1036979 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1036979 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1036979 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1036979 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1036979 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1036979 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14441674990 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 14441674990 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14441674990 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 14441674990 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14441674990 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 14441674990 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.115337 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.115337 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.115337 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.115337 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.115337 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.115337 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13926.680280 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13926.680280 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13926.680280 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13926.680280 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13926.680280 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13926.680280 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 338547 # number of replacements
system.cpu.l2cache.tags.tagsinuse 65279.196063 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 4167773 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 403714 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 10.323578 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 9186443000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 53290.316378 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 5240.255410 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 6748.624275 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.813146 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.079960 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.102976 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.996081 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 65167 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 493 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3482 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3334 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2423 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55435 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994370 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 39707239 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 39707239 # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks 841132 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 841132 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 1035547 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 1035547 # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 29 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 29 # number of UpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 22 # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::total 22 # number of SCUpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 185951 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 185951 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1021689 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 1021689 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 827089 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 827089 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 1021689 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1013040 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2034729 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 1021689 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1013040 # number of overall hits
system.cpu.l2cache.overall_hits::total 2034729 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 101 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 101 # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 7 # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total 7 # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 115511 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 115511 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 14974 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 14974 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 273860 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 273860 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 14974 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 389371 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 404345 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 14974 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 389371 # number of overall misses
system.cpu.l2cache.overall_misses::total 404345 # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 815500 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 815500 # number of UpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 243500 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::total 243500 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16101364500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 16101364500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 2016473000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 2016473000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 34005457500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 34005457500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 2016473000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 50106822000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 52123295000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 2016473000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 50106822000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 52123295000 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 841132 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 841132 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 1035547 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 1035547 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 130 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 130 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 29 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total 29 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 301462 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 301462 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1036663 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 1036663 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1100949 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 1100949 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1036663 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1402411 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2439074 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1036663 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1402411 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2439074 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.776923 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.776923 # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.241379 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.241379 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383169 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.383169 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.014444 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.014444 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.248749 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.248749 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014444 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.277644 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.165778 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014444 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.277644 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.165778 # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 8074.257426 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 8074.257426 # average UpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 34785.714286 # average SCUpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 34785.714286 # average SCUpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 139392.477773 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 139392.477773 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 134664.952584 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 134664.952584 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 124170.954137 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 124170.954137 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 134664.952584 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 128686.579124 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 128907.974626 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 134664.952584 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 128686.579124 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 128907.974626 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 76062 # number of writebacks
system.cpu.l2cache.writebacks::total 76062 # number of writebacks
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 101 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 101 # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 7 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 7 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115511 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 115511 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 14973 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 14973 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 273860 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 273860 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 14973 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 389371 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 404344 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 14973 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 389371 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 404344 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9598 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9598 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16528 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16528 # number of overall MSHR uncacheable misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 7246500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 7246500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 500000 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 500000 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 14946254500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 14946254500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1866612000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1866612000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31277372000 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31277372000 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1866612000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 46223626500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 48090238500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1866612000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 46223626500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 48090238500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1443206500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1443206500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2043789000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2043789000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3486995500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3486995500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.776923 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.776923 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.241379 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.241379 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383169 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383169 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.014443 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.014443 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.248749 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.248749 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014443 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277644 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.165778 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014443 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277644 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.165778 # mshr miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 71747.524752 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 71747.524752 # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 71428.571429 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 71428.571429 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 129392.477773 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 129392.477773 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 124665.197355 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 124665.197355 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114209.347842 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 114209.347842 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 124665.197355 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 118713.582932 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 118933.973300 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 124665.197355 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 118713.582932 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 118933.973300 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 208254.906205 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 208254.906205 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 212939.049802 # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 212939.049802 # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 210975.042352 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 210975.042352 # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests 4877464 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 2438379 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 2185 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 1198 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1198 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadReq 6930 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 2144933 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 9598 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 9598 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 958726 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 1035547 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 821965 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 130 # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq 29 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 159 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 301462 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 301462 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 1036979 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 1101122 # Transaction distribution
system.cpu.toL2Bus.trans_dist::BadAddressError 81 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3109189 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4238791 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 7347980 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 132621440 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143635700 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 276257140 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 422449 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 2878054 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.001305 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.036107 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 2874297 99.87% 99.87% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 3757 0.13% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 2878054 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 4329025000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 291883 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1556715501 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 2115441305 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq 7103 # Transaction distribution
system.iobus.trans_dist::ReadResp 7103 # Transaction distribution
system.iobus.trans_dist::WriteReq 51150 # Transaction distribution
system.iobus.trans_dist::WriteResp 51150 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5052 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 472 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18120 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 33056 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 116506 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20208 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 44148 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2705756 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 5360000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 444000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 180000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 14342000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 2178000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 5944500 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 219000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 88000 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer28.occupancy 132500 # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer29.occupancy 215036503 # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer30.occupancy 30500 # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 23458000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 41946000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 41685 # number of replacements
system.iocache.tags.tagsinuse 1.249428 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1725995793000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 1.249428 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.078089 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.078089 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375525 # Number of tag accesses
system.iocache.tags.data_accesses 375525 # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses
system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide 173 # number of demand (read+write) misses
system.iocache.demand_misses::total 173 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 173 # number of overall misses
system.iocache.overall_misses::total 173 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 21806383 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 21806383 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide 5430705120 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 5430705120 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 21806383 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 21806383 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 21806383 # number of overall miss cycles
system.iocache.overall_miss_latency::total 21806383 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 173 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 173 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 173 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 173 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126048.456647 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126048.456647 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 130696.599923 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 130696.599923 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126048.456647 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126048.456647 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126048.456647 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126048.456647 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 216 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 17 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 12.705882 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41512 # number of writebacks
system.iocache.writebacks::total 41512 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 173 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 173 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 173 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 173 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13156383 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 13156383 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 3353105120 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 3353105120 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 13156383 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 13156383 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 13156383 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 13156383 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76048.456647 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76048.456647 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 80696.599923 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 80696.599923 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76048.456647 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76048.456647 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76048.456647 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76048.456647 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 6930 # Transaction distribution
system.membus.trans_dist::ReadResp 295855 # Transaction distribution
system.membus.trans_dist::WriteReq 9598 # Transaction distribution
system.membus.trans_dist::WriteResp 9598 # Transaction distribution
system.membus.trans_dist::WritebackDirty 117574 # Transaction distribution
system.membus.trans_dist::CleanEvict 261706 # Transaction distribution
system.membus.trans_dist::UpgradeReq 351 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 7 # Transaction distribution
system.membus.trans_dist::UpgradeResp 358 # Transaction distribution
system.membus.trans_dist::ReadExReq 115261 # Transaction distribution
system.membus.trans_dist::ReadExResp 115261 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 289006 # Transaction distribution
system.membus.trans_dist::BadAddressError 81 # Transaction distribution
system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33056 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1146220 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 162 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1179438 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124817 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 124817 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1304255 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44148 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30707264 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30751412 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2657728 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2657728 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 33409140 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 435 # Total snoops (count)
system.membus.snoop_fanout::samples 842165 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 842165 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 842165 # Request fanout histogram
system.membus.reqLayer0.occupancy 28939500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 1314315898 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer2.occupancy 106000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 2139099889 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 69817453 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 6439 # number of quiesce instructions executed
system.cpu.kern.inst.hwrei 211011 # number of hwrei instructions executed
system.cpu.kern.ipl_count::0 74664 40.97% 40.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22 1880 1.03% 42.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31 105567 57.93% 100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total 182242 # number of times we switched to this ipl
system.cpu.kern.ipl_good::0 73297 49.32% 49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22 1880 1.27% 50.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31 73297 49.32% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total 148605 # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0 1818035067000 96.92% 96.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21 64907500 0.00% 96.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22 561478000 0.03% 96.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31 57098083500 3.04% 100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total 1875759536000 # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0 0.981691 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31 0.694317 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total 0.815427 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
system.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
system.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
system.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
system.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
system.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
system.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
system.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
system.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
system.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
system.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
system.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
system.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
system.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
system.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
system.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
system.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
system.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
system.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
system.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
system.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
system.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
system.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
system.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
system.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
system.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
system.cpu.kern.syscall::total 326 # number of syscalls executed
system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed
system.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed
system.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed
system.cpu.kern.callpal::swpipl 175125 91.23% 93.43% # number of callpals executed
system.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed
system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::rdusp 9 0.00% 96.98% # number of callpals executed
system.cpu.kern.callpal::whami 2 0.00% 96.98% # number of callpals executed
system.cpu.kern.callpal::rti 5105 2.66% 99.64% # number of callpals executed
system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
system.cpu.kern.callpal::total 191970 # number of callpals executed
system.cpu.kern.mode_switch::kernel 5852 # number of protection mode switches
system.cpu.kern.mode_switch::user 1738 # number of protection mode switches
system.cpu.kern.mode_switch::idle 2095 # number of protection mode switches
system.cpu.kern.mode_good::kernel 1908
system.cpu.kern.mode_good::user 1738
system.cpu.kern.mode_good::idle 170
system.cpu.kern.mode_switch_good::kernel 0.326042 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle 0.081146 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total 0.394011 # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel 29997949500 1.60% 1.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user 2897677500 0.15% 1.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle 1842863901000 98.25% 100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context 4177 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|