blob: d0170b803b2dc01b0a24c22f893761fd4180cb75 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.842694 # Number of seconds simulated
sim_ticks 1842693728000 # Number of ticks simulated
final_tick 1842693728000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 239111 # Simulator instruction rate (inst/s)
host_op_rate 239111 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 5964368765 # Simulator tick rate (ticks/s)
host_mem_usage 346744 # Number of bytes of host memory used
host_seconds 308.95 # Real time elapsed on the host
sim_insts 73873335 # Number of instructions simulated
sim_ops 73873335 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.inst 489024 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 20126208 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 143680 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 2232768 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 285376 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 2509376 # Number of bytes read from this memory
system.physmem.bytes_read::total 28438784 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 489024 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 143680 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 285376 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 918080 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7463104 # Number of bytes written to this memory
system.physmem.bytes_written::total 7463104 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst 7641 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 314472 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 2245 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 34887 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 4459 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 39209 # Number of read requests responded to by this memory
system.physmem.num_reads::total 444356 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 116611 # Number of write requests responded to by this memory
system.physmem.num_writes::total 116611 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst 265385 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 10922167 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 1439388 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 77973 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 1211687 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 154869 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 1361798 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 15433267 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 265385 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 77973 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 154869 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 498227 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 4050105 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 4050105 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 4050105 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 265385 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 10922167 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 1439388 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 77973 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 1211687 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 154869 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 1361798 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 19483372 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 97691 # Number of read requests accepted
system.physmem.writeReqs 44282 # Number of write requests accepted
system.physmem.readBursts 97691 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 44282 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 6250944 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 1280 # Total number of bytes read from write queue
system.physmem.bytesWritten 2832576 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 6252224 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 2834048 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 20 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 39 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 6114 # Per bank write bursts
system.physmem.perBankRdBursts::1 5899 # Per bank write bursts
system.physmem.perBankRdBursts::2 6060 # Per bank write bursts
system.physmem.perBankRdBursts::3 6276 # Per bank write bursts
system.physmem.perBankRdBursts::4 5549 # Per bank write bursts
system.physmem.perBankRdBursts::5 6233 # Per bank write bursts
system.physmem.perBankRdBursts::6 6082 # Per bank write bursts
system.physmem.perBankRdBursts::7 6075 # Per bank write bursts
system.physmem.perBankRdBursts::8 6372 # Per bank write bursts
system.physmem.perBankRdBursts::9 6119 # Per bank write bursts
system.physmem.perBankRdBursts::10 6443 # Per bank write bursts
system.physmem.perBankRdBursts::11 5953 # Per bank write bursts
system.physmem.perBankRdBursts::12 5846 # Per bank write bursts
system.physmem.perBankRdBursts::13 6273 # Per bank write bursts
system.physmem.perBankRdBursts::14 6335 # Per bank write bursts
system.physmem.perBankRdBursts::15 6042 # Per bank write bursts
system.physmem.perBankWrBursts::0 2746 # Per bank write bursts
system.physmem.perBankWrBursts::1 2526 # Per bank write bursts
system.physmem.perBankWrBursts::2 2727 # Per bank write bursts
system.physmem.perBankWrBursts::3 3010 # Per bank write bursts
system.physmem.perBankWrBursts::4 2533 # Per bank write bursts
system.physmem.perBankWrBursts::5 2968 # Per bank write bursts
system.physmem.perBankWrBursts::6 2994 # Per bank write bursts
system.physmem.perBankWrBursts::7 2697 # Per bank write bursts
system.physmem.perBankWrBursts::8 3092 # Per bank write bursts
system.physmem.perBankWrBursts::9 2617 # Per bank write bursts
system.physmem.perBankWrBursts::10 2969 # Per bank write bursts
system.physmem.perBankWrBursts::11 2522 # Per bank write bursts
system.physmem.perBankWrBursts::12 2428 # Per bank write bursts
system.physmem.perBankWrBursts::13 2745 # Per bank write bursts
system.physmem.perBankWrBursts::14 2948 # Per bank write bursts
system.physmem.perBankWrBursts::15 2737 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 5 # Number of times write queue was full causing retry
system.physmem.totGap 1841681402500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 97691 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 44282 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 65712 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 9632 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 5477 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 1935 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 488 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1780 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1567 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1574 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1624 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1032 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 859 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 829 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 762 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 744 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 633 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 617 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 601 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 609 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 699 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 495 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 80 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 52 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 44 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 43 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 42 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 41 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 40 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 38 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 36 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 36 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 35 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 35 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 35 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 35 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 35 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 523 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 562 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 671 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 1179 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 1375 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 1510 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 1616 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 1649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 1665 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 1674 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 1985 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 1867 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 1882 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 2279 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 2065 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 2130 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 2146 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 2008 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 918 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 691 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 533 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 419 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 450 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 442 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 400 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 462 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 508 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 598 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 627 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 683 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 690 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 750 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 719 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 789 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 770 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 741 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 761 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 717 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 621 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 531 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 382 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 281 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 203 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 118 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 22 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 13 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 12 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 10 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 15110 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 511.250298 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 300.938727 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 421.415256 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 3831 25.35% 25.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 2740 18.13% 43.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 1074 7.11% 50.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 703 4.65% 55.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 520 3.44% 58.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 360 2.38% 61.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 225 1.49% 62.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 226 1.50% 64.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 5431 35.94% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 15110 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 2571 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 37.985220 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 914.533013 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047 2569 99.92% 99.92% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-4095 1 0.04% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::45056-47103 1 0.04% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 2571 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 2571 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.214702 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.506808 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 4.396297 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::1 28 1.09% 1.09% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::2 8 0.31% 1.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::3 1 0.04% 1.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4 1 0.04% 1.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::5 1 0.04% 1.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::6 1 0.04% 1.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::7 2 0.08% 1.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8 2 0.08% 1.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::10 1 0.04% 1.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::15 1 0.04% 1.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 1798 69.93% 71.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 69 2.68% 74.41% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 74 2.88% 77.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 370 14.39% 91.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 34 1.32% 93.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 19 0.74% 93.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 12 0.47% 94.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 7 0.27% 94.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 34 1.32% 95.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 15 0.58% 96.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 5 0.19% 96.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::27 15 0.58% 97.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28 11 0.43% 97.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::29 14 0.54% 98.13% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30 4 0.16% 98.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::31 5 0.19% 98.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32 6 0.23% 98.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::33 3 0.12% 98.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::34 1 0.04% 98.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::35 1 0.04% 98.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36 2 0.08% 98.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::37 2 0.08% 99.07% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::39 3 0.12% 99.18% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40 4 0.16% 99.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44 3 0.12% 99.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::47 5 0.19% 99.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::49 2 0.08% 99.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::50 1 0.04% 99.77% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52 2 0.08% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::53 2 0.08% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56 2 0.08% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 2571 # Writes before turning the bus around for reads
system.physmem.totQLat 3372876000 # Total ticks spent queuing
system.physmem.totMemAccLat 5050468500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 488355000 # Total ticks spent in databus transfers
system.physmem.totBankLat 1189237500 # Total ticks spent accessing banks
system.physmem.avgQLat 34533.03 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 12175.95 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 51708.99 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 3.39 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.54 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 3.39 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.54 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.08 # Average read queue length when enqueuing
system.physmem.avgWrQLen 4.13 # Average write queue length when enqueuing
system.physmem.readRowHits 85060 # Number of row buffer hits during reads
system.physmem.writeRowHits 35225 # Number of row buffer hits during writes
system.physmem.readRowHitRate 87.09 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 79.55 # Row buffer hit rate for writes
system.physmem.avgGap 12972053.86 # Average gap between requests
system.physmem.pageHitRate 84.74 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 0.21 # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput 19527312 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 44337 # Transaction distribution
system.membus.trans_dist::ReadResp 44306 # Transaction distribution
system.membus.trans_dist::WriteReq 3779 # Transaction distribution
system.membus.trans_dist::WriteResp 3779 # Transaction distribution
system.membus.trans_dist::Writeback 44282 # Transaction distribution
system.membus.trans_dist::UpgradeReq 42 # Transaction distribution
system.membus.trans_dist::UpgradeResp 42 # Transaction distribution
system.membus.trans_dist::ReadExReq 56476 # Transaction distribution
system.membus.trans_dist::ReadExResp 56476 # Transaction distribution
system.membus.trans_dist::BadAddressError 31 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 13428 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 189189 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 62 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 202679 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 50712 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 50712 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 253391 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 15748 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 6926464 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::total 6942212 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 2159808 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 2159808 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 9102020 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 35972872 # Total data (bytes)
system.membus.snoop_data_through_bus 9984 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 12574500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 513408250 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 40000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 761373958 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 153163000 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.l2c.tags.replacements 337430 # number of replacements
system.l2c.tags.tagsinuse 65422.148259 # Cycle average of tags in use
system.l2c.tags.total_refs 2473441 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 402593 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 6.143775 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 614754000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 54880.563920 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 2458.853214 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 2711.613848 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 517.416897 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 618.305247 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 2161.633442 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 2073.761691 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.837411 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.037519 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.041376 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.007895 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.009435 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.032984 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.031643 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.998263 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 1047 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 5588 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 2973 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 55387 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 26153114 # Number of tag accesses
system.l2c.tags.data_accesses 26153114 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.inst 521024 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 493028 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 125251 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 84722 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 291154 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 239311 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1754490 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 836107 # number of Writeback hits
system.l2c.Writeback_hits::total 836107 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 1 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 3 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 7 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu2.data 1 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 93137 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 26426 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 67420 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 186983 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.inst 521024 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 586165 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 125251 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 111148 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 291154 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 306731 # number of demand (read+write) hits
system.l2c.demand_hits::total 1941473 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 521024 # number of overall hits
system.l2c.overall_hits::cpu0.data 586165 # number of overall hits
system.l2c.overall_hits::cpu1.inst 125251 # number of overall hits
system.l2c.overall_hits::cpu1.data 111148 # number of overall hits
system.l2c.overall_hits::cpu2.inst 291154 # number of overall hits
system.l2c.overall_hits::cpu2.data 306731 # number of overall hits
system.l2c.overall_hits::total 1941473 # number of overall hits
system.l2c.ReadReq_misses::cpu0.inst 7641 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 238596 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 2245 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 16796 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 4459 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 17833 # number of ReadReq misses
system.l2c.ReadReq_misses::total 287570 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 8 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 9 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 17 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 76153 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 18140 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 21473 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 115766 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.inst 7641 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 314749 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 2245 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 34936 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 4459 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 39306 # number of demand (read+write) misses
system.l2c.demand_misses::total 403336 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 7641 # number of overall misses
system.l2c.overall_misses::cpu0.data 314749 # number of overall misses
system.l2c.overall_misses::cpu1.inst 2245 # number of overall misses
system.l2c.overall_misses::cpu1.data 34936 # number of overall misses
system.l2c.overall_misses::cpu2.inst 4459 # number of overall misses
system.l2c.overall_misses::cpu2.data 39306 # number of overall misses
system.l2c.overall_misses::total 403336 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.inst 162937747 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 1122716750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 340229750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 1192796250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 2818680497 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 286997 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 286997 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 1236065740 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 1785443227 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 3021508967 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu1.inst 162937747 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 2358782490 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 340229750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 2978239477 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 5840189464 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.inst 162937747 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 2358782490 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 340229750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 2978239477 # number of overall miss cycles
system.l2c.overall_miss_latency::total 5840189464 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.inst 528665 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 731624 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 127496 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 101518 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 295613 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 257144 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2042060 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 836107 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 836107 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 11 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 1 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 12 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 24 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu2.data 1 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 169290 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 44566 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 88893 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 302749 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 528665 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 900914 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 127496 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 146084 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 295613 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 346037 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2344809 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 528665 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 900914 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 127496 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 146084 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 295613 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 346037 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2344809 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.014453 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.326118 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.017608 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.165448 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.015084 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.069350 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.140823 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.727273 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.750000 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.708333 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.449838 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.407037 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.241560 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.382383 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.014453 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.349366 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.017608 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.239150 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.015084 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.113589 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.172012 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.014453 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.349366 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.017608 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.239150 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.015084 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.113589 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.172012 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72578.061024 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 66844.293284 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 76301.805338 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 66887.021253 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 9801.719571 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 31888.555556 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 16882.176471 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 68140.338479 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 83148.289806 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 26100.141380 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 72578.061024 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 67517.245535 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 76301.805338 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 75770.606956 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 14479.712855 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 72578.061024 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 67517.245535 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 76301.805338 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 75770.606956 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 14479.712855 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 75099 # number of writebacks
system.l2c.writebacks::total 75099 # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu1.inst 2245 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 16796 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 4459 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 17833 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 41333 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 9 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 9 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 18140 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 21473 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 39613 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 2245 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 34936 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 4459 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 39306 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 80946 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 2245 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 34936 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 4459 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 39306 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 80946 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 134357753 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 912417250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 284084750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 973268750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 2304128503 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 241006 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 241006 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1008170260 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1522069773 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 2530240033 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 134357753 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 1920587510 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 284084750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 2495338523 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 4834368536 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 134357753 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 1920587510 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 284084750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 2495338523 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 4834368536 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 279416000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 295991000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 575407000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 345820000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 406371500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 752191500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 625236000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 702362500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 1327598500 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.017608 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.165448 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.015084 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.069350 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.020241 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.750000 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.375000 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.407037 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.241560 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.130844 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.017608 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.239150 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015084 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.113589 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.034521 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.017608 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.239150 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015084 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.113589 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.034521 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59847.551448 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 54323.484758 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 63710.417134 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 54576.837885 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 55745.493988 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 26778.444444 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 26778.444444 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 55577.191841 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 70882.958739 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 63873.981597 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59847.551448 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 54974.453572 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 63710.417134 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 63484.926551 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 59723.377758 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59847.551448 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 54974.453572 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 63710.417134 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 63484.926551 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 59723.377758 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.tags.replacements 41685 # number of replacements
system.iocache.tags.tagsinuse 1.254944 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1694864715000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 1.254944 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.078434 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.078434 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375525 # Number of tag accesses
system.iocache.tags.data_accesses 375525 # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses
system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses
system.iocache.demand_misses::total 41725 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses
system.iocache.overall_misses::total 41725 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 9303463 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 9303463 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide 5375933278 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 5375933278 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 5385236741 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 5385236741 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 5385236741 # number of overall miss cycles
system.iocache.overall_miss_latency::total 5385236741 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 53777.242775 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 53777.242775 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 129378.448161 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 129378.448161 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129064.990797 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129064.990797 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129064.990797 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129064.990797 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 158120 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 11558 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 13.680568 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41512 # number of writebacks
system.iocache.writebacks::total 41512 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 69 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 69 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide 16896 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 16896 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 16965 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 16965 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 16965 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 16965 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 5714463 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 5714463 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 4496386278 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 4496386278 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 4502100741 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 4502100741 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 4502100741 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 4502100741 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 0.398844 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.398844 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 0.406623 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 0.406623 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 0.406591 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.406591 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 0.406591 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.406591 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 82818.304348 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 82818.304348 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 266121.346946 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 266121.346946 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 265375.817330 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 265375.817330 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 265375.817330 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 265375.817330 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 4928404 # DTB read hits
system.cpu0.dtb.read_misses 6099 # DTB read misses
system.cpu0.dtb.read_acv 126 # DTB read access violations
system.cpu0.dtb.read_accesses 428233 # DTB read accesses
system.cpu0.dtb.write_hits 3518338 # DTB write hits
system.cpu0.dtb.write_misses 670 # DTB write misses
system.cpu0.dtb.write_acv 84 # DTB write access violations
system.cpu0.dtb.write_accesses 163777 # DTB write accesses
system.cpu0.dtb.data_hits 8446742 # DTB hits
system.cpu0.dtb.data_misses 6769 # DTB misses
system.cpu0.dtb.data_acv 210 # DTB access violations
system.cpu0.dtb.data_accesses 592010 # DTB accesses
system.cpu0.itb.fetch_hits 2763962 # ITB hits
system.cpu0.itb.fetch_misses 3034 # ITB misses
system.cpu0.itb.fetch_acv 104 # ITB acv
system.cpu0.itb.fetch_accesses 2766996 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numCycles 928692350 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 34273964 # Number of instructions committed
system.cpu0.committedOps 34273964 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 32130742 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 169948 # Number of float alu accesses
system.cpu0.num_func_calls 813899 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 4819398 # number of instructions that are conditional controls
system.cpu0.num_int_insts 32130742 # number of integer instructions
system.cpu0.num_fp_insts 169948 # number of float instructions
system.cpu0.num_int_register_reads 45237353 # number of times the integer registers were read
system.cpu0.num_int_register_writes 23423813 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 87792 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 89256 # number of times the floating registers were written
system.cpu0.num_mem_refs 8476912 # number of memory refs
system.cpu0.num_load_insts 4949798 # Number of load instructions
system.cpu0.num_store_insts 3527114 # Number of store instructions
system.cpu0.num_idle_cycles 904863863.789935 # Number of idle cycles
system.cpu0.num_busy_cycles 23828486.210065 # Number of busy cycles
system.cpu0.not_idle_fraction 0.025658 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.974342 # Percentage of idle cycles
system.cpu0.Branches 5897308 # Number of branches fetched
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 6415 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 211374 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 74800 40.97% 40.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 203 0.11% 41.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1879 1.03% 42.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 105691 57.89% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 182573 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 73433 49.30% 49.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 203 0.14% 49.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1879 1.26% 50.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 73433 49.30% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 148948 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1819462416000 98.74% 98.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 38889500 0.00% 98.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 365010500 0.02% 98.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 22826642500 1.24% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1842692958500 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.981725 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.694790 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total 0.815827 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
system.cpu0.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
system.cpu0.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
system.cpu0.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
system.cpu0.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
system.cpu0.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
system.cpu0.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
system.cpu0.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
system.cpu0.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
system.cpu0.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
system.cpu0.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
system.cpu0.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
system.cpu0.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
system.cpu0.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
system.cpu0.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
system.cpu0.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
system.cpu0.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
system.cpu0.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
system.cpu0.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
system.cpu0.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
system.cpu0.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
system.cpu0.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
system.cpu0.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
system.cpu0.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
system.cpu0.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
system.cpu0.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
system.cpu0.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
system.cpu0.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 326 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx 4176 2.17% 2.17% # number of callpals executed
system.cpu0.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed
system.cpu0.kern.callpal::swpipl 175314 91.20% 93.41% # number of callpals executed
system.cpu0.kern.callpal::rdps 6783 3.53% 96.94% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 96.94% # number of callpals executed
system.cpu0.kern.callpal::wrusp 7 0.00% 96.94% # number of callpals executed
system.cpu0.kern.callpal::rdusp 9 0.00% 96.94% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 96.95% # number of callpals executed
system.cpu0.kern.callpal::rti 5176 2.69% 99.64% # number of callpals executed
system.cpu0.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
system.cpu0.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 192229 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 5922 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1737 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 2096 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1907
system.cpu0.kern.mode_good::user 1737
system.cpu0.kern.mode_good::idle 170
system.cpu0.kern.mode_switch_good::kernel 0.322020 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total 0.390979 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 29759204500 1.61% 1.61% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 2578304000 0.14% 1.75% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 1810355445500 98.25% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 4177 # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.toL2Bus.throughput 110509038 # Throughput (bytes/s)
system.toL2Bus.trans_dist::ReadReq 784786 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 784740 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 3779 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 3779 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 372271 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 13 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 14 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 150355 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 133459 # Transaction distribution
system.toL2Bus.trans_dist::BadAddressError 31 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 846229 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1370023 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 2216252 # Packet count per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 27078976 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 55338308 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size::total 82417284 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.data_through_bus 203623496 # Total data (bytes)
system.toL2Bus.snoop_data_through_bus 10816 # Total snoop data (bytes)
system.toL2Bus.reqLayer0.occupancy 2138093500 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 243000 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1905810483 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 2232783145 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.iobus.throughput 1469145 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 3004 # Transaction distribution
system.iobus.trans_dist::ReadResp 3004 # Transaction distribution
system.iobus.trans_dist::WriteReq 20675 # Transaction distribution
system.iobus.trans_dist::WriteResp 20675 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 2330 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 136 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 66 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 8488 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 2374 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 34 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 13428 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 33930 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 33930 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 47358 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 9320 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 544 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 61 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 4244 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 1548 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 31 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 15748 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 1082792 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 1082792 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 1098540 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 2707184 # Total data (bytes)
system.iobus.reqLayer0.occupancy 2199000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 102000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 57000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 6326000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 1789000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 20000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer29.occupancy 154493741 # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 9649000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 17628000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.cpu0.icache.tags.replacements 951123 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.189701 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 44044625 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 951634 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 46.283156 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 10406456250 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 252.370031 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 94.623296 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 164.196374 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.492910 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.184811 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.320696 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.998417 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 447 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 45964526 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 45964526 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 33752258 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 8060384 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 2231983 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 44044625 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 33752258 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 8060384 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 2231983 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 44044625 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 33752258 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 8060384 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 2231983 # number of overall hits
system.cpu0.icache.overall_hits::total 44044625 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 528685 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 127496 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 311915 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 968096 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 528685 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 127496 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 311915 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 968096 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 528685 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 127496 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 311915 # number of overall misses
system.cpu0.icache.overall_misses::total 968096 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1806037753 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4386195216 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 6192232969 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 1806037753 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 4386195216 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 6192232969 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 1806037753 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 4386195216 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 6192232969 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 34280943 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 8187880 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 2543898 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 45012721 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 34280943 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 8187880 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 2543898 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 45012721 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 34280943 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 8187880 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 2543898 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 45012721 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015422 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015571 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.122613 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.021507 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015422 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015571 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.122613 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.021507 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015422 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015571 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.122613 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.021507 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14165.446390 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14062.149034 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 6396.300541 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14165.446390 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14062.149034 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 6396.300541 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14165.446390 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14062.149034 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 6396.300541 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 3438 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 178 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 19.314607 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16291 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 16291 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu2.inst 16291 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 16291 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu2.inst 16291 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 16291 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 127496 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 295624 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 423120 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 127496 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 295624 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 423120 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 127496 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 295624 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 423120 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1550167247 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3614174758 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 5164342005 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1550167247 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3614174758 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 5164342005 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1550167247 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3614174758 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 5164342005 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015571 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.116209 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009400 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015571 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.116209 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.009400 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015571 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.116209 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.009400 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12158.555931 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12225.579648 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12205.383827 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12158.555931 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12225.579648 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12205.383827 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12158.555931 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12225.579648 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12205.383827 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements 1392490 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.997811 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 13295207 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 1393002 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 9.544284 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 10840000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 249.168016 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 132.479618 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 130.350177 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.486656 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.258749 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.254590 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999996 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 177 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 266 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 69 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 63289936 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 63289936 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 4090319 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 1090270 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 2387407 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 7567996 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3221527 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 836656 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 1285562 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 5343745 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 117421 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19406 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 47293 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 184120 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 126604 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21447 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 51238 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 199289 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 7311846 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 1926926 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 3672969 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 12911741 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 7311846 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 1926926 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 3672969 # number of overall hits
system.cpu0.dcache.overall_hits::total 12911741 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 721875 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 99348 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 531757 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1352980 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 169301 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 44567 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 593518 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 807386 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9749 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2170 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 6797 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 18716 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu2.data 1 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 891176 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 143915 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 1125275 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 2160366 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 891176 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 143915 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 1125275 # number of overall misses
system.cpu0.dcache.overall_misses::total 2160366 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2256659500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9313664253 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11570323753 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1642839260 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18220741943 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 19863581203 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 28601250 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 101979747 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 130580997 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 13000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 13000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 3899498760 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 27534406196 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 31433904956 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 3899498760 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 27534406196 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 31433904956 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 4812194 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 1189618 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 2919164 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 8920976 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 3390828 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 881223 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 1879080 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 6151131 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 127170 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21576 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 54090 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 202836 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 126604 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21447 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 51239 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 199290 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 8203022 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 2070841 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 4798244 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 15072107 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 8203022 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 2070841 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 4798244 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 15072107 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.150010 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.083513 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.182161 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.151663 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.049929 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.050574 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.315856 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.131258 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.076661 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.100575 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.125661 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.092272 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000020 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000005 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.108640 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.069496 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.234518 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.143335 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.108640 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.069496 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.234518 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.143335 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 22714.694810 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17514.887915 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 8551.733029 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 36862.235735 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30699.560827 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24602.335442 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13180.299539 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 15003.640871 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6976.971415 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27095.846576 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 24469.046407 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14550.268314 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 27095.846576 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 24469.046407 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14550.268314 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 590264 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 1528 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 18149 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 32.523224 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 218.285714 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 836107 # number of writebacks
system.cpu0.dcache.writebacks::total 836107 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 279755 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 279755 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 504860 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 504860 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1410 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1410 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 784615 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 784615 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 784615 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 784615 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 99348 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 252002 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 351350 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 44567 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 88658 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 133225 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2170 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5387 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7557 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 1 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 143915 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 340660 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 484575 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 143915 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 340660 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 484575 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2050446500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4236651993 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6287098493 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1545558740 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2630154746 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4175713486 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24259750 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 65218003 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 89477753 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 11000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 11000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3596005240 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6866806739 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10462811979 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3596005240 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6866806739 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10462811979 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 298253500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 315317000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 613570500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 366377000 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 431165001 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 797542001 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 664630500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 746482001 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1411112501 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.083513 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.086327 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.039385 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.050574 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.047182 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021659 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.100575 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.099593 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.037257 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000020 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000005 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.069496 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.070997 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.032150 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.069496 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.070997 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.032150 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20639.031485 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16811.977655 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17894.118381 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34679.443086 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 29666.299104 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31343.317591 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11179.608295 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12106.553369 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11840.380177 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 24987.007887 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 20157.361413 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21591.728791 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24987.007887 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 20157.361413 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21591.728791 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 1209129 # DTB read hits
system.cpu1.dtb.read_misses 1367 # DTB read misses
system.cpu1.dtb.read_acv 34 # DTB read access violations
system.cpu1.dtb.read_accesses 142945 # DTB read accesses
system.cpu1.dtb.write_hits 903134 # DTB write hits
system.cpu1.dtb.write_misses 185 # DTB write misses
system.cpu1.dtb.write_acv 23 # DTB write access violations
system.cpu1.dtb.write_accesses 58533 # DTB write accesses
system.cpu1.dtb.data_hits 2112263 # DTB hits
system.cpu1.dtb.data_misses 1552 # DTB misses
system.cpu1.dtb.data_acv 57 # DTB access violations
system.cpu1.dtb.data_accesses 201478 # DTB accesses
system.cpu1.itb.fetch_hits 860790 # ITB hits
system.cpu1.itb.fetch_misses 693 # ITB misses
system.cpu1.itb.fetch_acv 30 # ITB acv
system.cpu1.itb.fetch_accesses 861483 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numCycles 953612854 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 8186270 # Number of instructions committed
system.cpu1.committedOps 8186270 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 7639715 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 45422 # Number of float alu accesses
system.cpu1.num_func_calls 213980 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 1089106 # number of instructions that are conditional controls
system.cpu1.num_int_insts 7639715 # number of integer instructions
system.cpu1.num_fp_insts 45422 # number of float instructions
system.cpu1.num_int_register_reads 10757840 # number of times the integer registers were read
system.cpu1.num_int_register_writes 5542682 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 24502 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 24833 # number of times the floating registers were written
system.cpu1.num_mem_refs 2119540 # number of memory refs
system.cpu1.num_load_insts 1214044 # Number of load instructions
system.cpu1.num_store_insts 905496 # Number of store instructions
system.cpu1.num_idle_cycles 923510145.865154 # Number of idle cycles
system.cpu1.num_busy_cycles 30102708.134846 # Number of busy cycles
system.cpu1.not_idle_fraction 0.031567 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.968433 # Percentage of idle cycles
system.cpu1.Branches 1370105 # Number of branches fetched
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 0 # number of hwrei instructions executed
system.cpu1.kern.mode_switch::kernel 0 # number of protection mode switches
system.cpu1.kern.mode_switch::user 0 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 0
system.cpu1.kern.mode_good::user 0
system.cpu1.kern.mode_good::idle 0
system.cpu1.kern.mode_switch_good::kernel nan # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user nan # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total nan # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 0 # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 0 # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 0 # number of ticks spent at the given mode
system.cpu1.kern.swap_context 0 # number of times the context was actually changed
system.cpu2.branchPred.lookups 9158053 # Number of BP lookups
system.cpu2.branchPred.condPredicted 8481927 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 123683 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 7604727 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 6560922 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 86.274261 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 280761 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 13305 # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits 0 # ITB hits
system.cpu2.dtb.fetch_misses 0 # ITB misses
system.cpu2.dtb.fetch_acv 0 # ITB acv
system.cpu2.dtb.fetch_accesses 0 # ITB accesses
system.cpu2.dtb.read_hits 3175061 # DTB read hits
system.cpu2.dtb.read_misses 11717 # DTB read misses
system.cpu2.dtb.read_acv 122 # DTB read access violations
system.cpu2.dtb.read_accesses 217137 # DTB read accesses
system.cpu2.dtb.write_hits 2001578 # DTB write hits
system.cpu2.dtb.write_misses 2618 # DTB write misses
system.cpu2.dtb.write_acv 106 # DTB write access violations
system.cpu2.dtb.write_accesses 82142 # DTB write accesses
system.cpu2.dtb.data_hits 5176639 # DTB hits
system.cpu2.dtb.data_misses 14335 # DTB misses
system.cpu2.dtb.data_acv 228 # DTB access violations
system.cpu2.dtb.data_accesses 299279 # DTB accesses
system.cpu2.itb.fetch_hits 368924 # ITB hits
system.cpu2.itb.fetch_misses 5740 # ITB misses
system.cpu2.itb.fetch_acv 243 # ITB acv
system.cpu2.itb.fetch_accesses 374664 # ITB accesses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.read_acv 0 # DTB read access violations
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.write_acv 0 # DTB write access violations
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.data_hits 0 # DTB hits
system.cpu2.itb.data_misses 0 # DTB misses
system.cpu2.itb.data_acv 0 # DTB access violations
system.cpu2.itb.data_accesses 0 # DTB accesses
system.cpu2.numCycles 31279022 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles 8287542 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 37055340 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 9158053 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 6841683 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 8878582 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 603474 # Number of cycles fetch has spent squashing
system.cpu2.fetch.BlockedCycles 9658598 # Number of cycles fetch has spent blocked
system.cpu2.fetch.MiscStallCycles 9919 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles 1948 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles 63764 # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles 87901 # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles 585 # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines 2543899 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 85179 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples 27382085 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 1.353269 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 2.291783 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 18503503 67.58% 67.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 267960 0.98% 68.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 427466 1.56% 70.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 5038940 18.40% 88.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 758703 2.77% 91.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 165190 0.60% 91.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 190909 0.70% 92.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 425900 1.56% 94.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 1603514 5.86% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 27382085 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.292786 # Number of branch fetches per cycle
system.cpu2.fetch.rate 1.184671 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 8439244 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 9737555 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 8269995 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 308345 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 381075 # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved 165536 # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred 12831 # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts 36664015 # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts 39751 # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles 381075 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 8796739 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 2804819 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 5741072 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 8142606 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 1269911 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 35531036 # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents 2469 # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents 231647 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LSQFullEvents 446543 # Number of times rename has blocked due to LSQ full
system.cpu2.rename.RenamedOperands 23808302 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 44475961 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 44419812 # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups 52401 # Number of floating rename lookups
system.cpu2.rename.CommittedMaps 22020270 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 1788032 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 498319 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 58753 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 3705896 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 3335757 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 2091143 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 366529 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 285241 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 33051386 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 616780 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 32598005 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 35098 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 2143170 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 1082478 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 435207 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 27382085 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 1.190487 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 1.575531 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 15085778 55.09% 55.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 3054879 11.16% 66.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 1548873 5.66% 71.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 5868849 21.43% 93.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 901287 3.29% 96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 476925 1.74% 98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 288026 1.05% 99.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 138840 0.51% 99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 18628 0.07% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 27382085 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 33655 13.83% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 111431 45.78% 59.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 98340 40.40% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 2440 0.01% 0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 26953534 82.68% 82.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 19910 0.06% 82.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 82.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 8410 0.03% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 1220 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 3301438 10.13% 92.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 2024047 6.21% 99.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 287006 0.88% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 32598005 # Type of FU issued
system.cpu2.iq.rate 1.042168 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 243426 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.007468 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 92623863 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 35700994 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 32205742 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 232756 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 114085 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 110215 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 32717888 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 121103 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 185687 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 410803 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 1083 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 3827 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 157383 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 4176 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 27619 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 381075 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 2023183 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 204607 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 34934170 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 220301 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 3335757 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 2091143 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 547666 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 141469 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 2123 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 3827 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 63090 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 127121 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 190211 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 32442083 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 3195032 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 155922 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 1266004 # number of nop insts executed
system.cpu2.iew.exec_refs 5203645 # number of memory reference insts executed
system.cpu2.iew.exec_branches 7597485 # Number of branches executed
system.cpu2.iew.exec_stores 2008613 # Number of stores executed
system.cpu2.iew.exec_rate 1.037183 # Inst execution rate
system.cpu2.iew.wb_sent 32348485 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 32315957 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 18839799 # num instructions producing a value
system.cpu2.iew.wb_consumers 22025525 # num instructions consuming a value
system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate 1.033151 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.855362 # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts 2315429 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 181573 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 175784 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 27001010 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 1.206363 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 1.845727 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 16087817 59.58% 59.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 2320535 8.59% 68.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 1221811 4.53% 72.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 5612171 20.79% 93.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 500601 1.85% 95.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 184383 0.68% 96.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 174610 0.65% 96.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 192284 0.71% 97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 706798 2.62% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 27001010 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 32573021 # Number of instructions committed
system.cpu2.commit.committedOps 32573021 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 4858714 # Number of memory references committed
system.cpu2.commit.loads 2924954 # Number of loads committed
system.cpu2.commit.membars 63567 # Number of memory barriers committed
system.cpu2.commit.branches 7451291 # Number of branches committed
system.cpu2.commit.fp_insts 109021 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 31134232 # Number of committed integer instructions.
system.cpu2.commit.function_calls 227850 # Number of function calls committed.
system.cpu2.commit.bw_lim_events 706798 # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads 61108801 # The number of ROB reads
system.cpu2.rob.rob_writes 70157468 # The number of ROB writes
system.cpu2.timesIdled 244589 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 3896937 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 1746488839 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 31413101 # Number of Instructions Simulated
system.cpu2.committedOps 31413101 # Number of Ops (including micro ops) Simulated
system.cpu2.committedInsts_total 31413101 # Number of Instructions Simulated
system.cpu2.cpi 0.995732 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 0.995732 # CPI: Total CPI of All Threads
system.cpu2.ipc 1.004287 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 1.004287 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 42678646 # number of integer regfile reads
system.cpu2.int_regfile_writes 22701958 # number of integer regfile writes
system.cpu2.fp_regfile_reads 67399 # number of floating regfile reads
system.cpu2.fp_regfile_writes 67744 # number of floating regfile writes
system.cpu2.misc_regfile_reads 5400058 # number of misc regfile reads
system.cpu2.misc_regfile_writes 256035 # number of misc regfile writes
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei 0 # number of hwrei instructions executed
system.cpu2.kern.mode_switch::kernel 0 # number of protection mode switches
system.cpu2.kern.mode_switch::user 0 # number of protection mode switches
system.cpu2.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu2.kern.mode_good::kernel 0
system.cpu2.kern.mode_good::user 0
system.cpu2.kern.mode_good::idle 0
system.cpu2.kern.mode_switch_good::kernel nan # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user nan # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total nan # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel 0 # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user 0 # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle 0 # number of ticks spent at the given mode
system.cpu2.kern.swap_context 0 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|