blob: cd537ca0cfbcf06f1db2109790a3b85b93c9e14a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
|
---------- Begin Simulation Statistics ----------
final_tick 2567690995500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate 83247 # Simulator instruction rate (inst/s)
host_mem_usage 453632 # Number of bytes of host memory used
host_op_rate 107007 # Simulator op (including micro ops) rate (op/s)
host_seconds 727.87 # Real time elapsed on the host
host_tick_rate 3527658330 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 60593069 # Number of instructions simulated
sim_ops 77887632 # Number of ops (including micro ops) simulated
sim_seconds 2.567691 # Number of seconds simulated
sim_ticks 2567690995500 # Number of ticks simulated
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.clk_domain.clock 1000 # Clock period in ticks
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 71.037327 # BTB Hit Percentage
system.cpu.branchPred.BTBHits 6285951 # Number of BTB hits
system.cpu.branchPred.BTBLookups 8848800 # Number of BTB lookups
system.cpu.branchPred.RASInCorrect 141766 # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect 1083327 # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted 9899581 # Number of conditional branches predicted
system.cpu.branchPred.lookups 12901223 # Number of BP lookups
system.cpu.branchPred.usedRAS 1514142 # Number of times the RAS was used to get a target.
system.cpu.committedInsts 60593069 # Number of instructions committed
system.cpu.committedOps 77887632 # Number of ops (including micro ops) committed
system.cpu.cpi 9.521608 # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 247603 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 247603 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13892.781561 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13892.781561 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11890.018527 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11890.018527 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::cpu.inst 236735 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 236735 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 150986750 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 150986750 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.043893 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.043893 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::cpu.inst 10868 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 10868 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 73 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 73 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 128352750 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 128352750 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.043598 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.043598 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 10795 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 10795 # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::cpu.inst 13864450 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13864450 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 15150.498583 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15150.498583 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 12786.142134 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12786.142134 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_hits::cpu.inst 13401466 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 13401466 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::cpu.inst 7014438436 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 7014438436 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.033394 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.033394 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::cpu.inst 462984 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 462984 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 82872 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 82872 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 4860166059 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4860166059 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.027416 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027416 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 380112 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 380112 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 182581857500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182581857500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.StoreCondReq_accesses::cpu.inst 247602 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 247602 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::cpu.inst 247602 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 247602 # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::cpu.inst 10222557 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 10222557 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 46293.122518 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46293.122518 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 42586.604187 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42586.604187 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::cpu.inst 9749254 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 9749254 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::cpu.inst 21910673767 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 21910673767 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.046300 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.046300 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::cpu.inst 473303 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 473303 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 222786 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 222786 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10668668321 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 10668668321 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.024506 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024506 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 250517 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 250517 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 26058222680 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26058222680 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses::cpu.inst 24087007 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 24087007 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::cpu.inst 30893.424989 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30893.424989 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 24624.358188 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24624.358188 # average overall mshr miss latency
system.cpu.dcache.demand_hits::cpu.inst 23150720 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 23150720 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::cpu.inst 28925112203 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 28925112203 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::cpu.inst 0.038871 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.038871 # miss rate for demand accesses
system.cpu.dcache.demand_misses::cpu.inst 936287 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 936287 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::cpu.inst 305658 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 305658 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 15528834380 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 15528834380 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.026181 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.026181 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::cpu.inst 630629 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 630629 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses::cpu.inst 24087007 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 24087007 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::cpu.inst 30893.424989 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30893.424989 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 24624.358188 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24624.358188 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits::cpu.inst 23150720 # number of overall hits
system.cpu.dcache.overall_hits::total 23150720 # number of overall hits
system.cpu.dcache.overall_miss_latency::cpu.inst 28925112203 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 28925112203 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::cpu.inst 0.038871 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.038871 # miss rate for overall accesses
system.cpu.dcache.overall_misses::cpu.inst 936287 # number of overall misses
system.cpu.dcache.overall_misses::total 936287 # number of overall misses
system.cpu.dcache.overall_mshr_hits::cpu.inst 305658 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 305658 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 15528834380 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 15528834380 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.026181 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.026181 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::cpu.inst 630629 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 630629 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 208640080180 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 208640080180 # number of overall MSHR uncacheable cycles
system.cpu.dcache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 341 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 54 # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs 37.024295 # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses 98967296 # Number of data accesses
system.cpu.dcache.tags.occ_blocks::cpu.inst 511.959208 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.inst 0.999920 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999920 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.replacements 637936 # number of replacements
system.cpu.dcache.tags.sampled_refs 638448 # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses 98967296 # Number of tag accesses
system.cpu.dcache.tags.tagsinuse 511.959208 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 23638087 # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 227414250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::writebacks 603000 # number of writebacks
system.cpu.dcache.writebacks::total 603000 # number of writebacks
system.cpu.discardedOps 3607979 # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dtb.accesses 26805017 # DTB accesses
system.cpu.dtb.align_faults 1584 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries 3457 # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits 26758984 # DTB hits
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.misses 46033 # DTB misses
system.cpu.dtb.perms_faults 524 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults 266 # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses 15458164 # DTB read accesses
system.cpu.dtb.read_hits 15416095 # DTB read hits
system.cpu.dtb.read_misses 42069 # DTB read misses
system.cpu.dtb.write_accesses 11346853 # DTB write accesses
system.cpu.dtb.write_hits 11342889 # DTB write hits
system.cpu.dtb.write_misses 3964 # DTB write misses
system.cpu.icache.ReadReq_accesses::cpu.inst 23332180 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 23332180 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13520.944355 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13520.944355 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11517.182541 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11517.182541 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_hits::cpu.inst 21786211 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 21786211 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::cpu.inst 20902960824 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 20902960824 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.066259 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.066259 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::cpu.inst 1545969 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1545969 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17805207176 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 17805207176 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.066259 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1545969 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1545969 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 172412750 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 172412750 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses::cpu.inst 23332180 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 23332180 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13520.944355 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13520.944355 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11517.182541 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11517.182541 # average overall mshr miss latency
system.cpu.icache.demand_hits::cpu.inst 21786211 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 21786211 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::cpu.inst 20902960824 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 20902960824 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::cpu.inst 0.066259 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.066259 # miss rate for demand accesses
system.cpu.icache.demand_misses::cpu.inst 1545969 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1545969 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17805207176 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 17805207176 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.066259 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::cpu.inst 1545969 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1545969 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses::cpu.inst 23332180 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 23332180 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13520.944355 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13520.944355 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11517.182541 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11517.182541 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.overall_hits::cpu.inst 21786211 # number of overall hits
system.cpu.icache.overall_hits::total 21786211 # number of overall hits
system.cpu.icache.overall_miss_latency::cpu.inst 20902960824 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 20902960824 # number of overall miss cycles
system.cpu.icache.overall_miss_rate::cpu.inst 0.066259 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.066259 # miss rate for overall accesses
system.cpu.icache.overall_misses::cpu.inst 1545969 # number of overall misses
system.cpu.icache.overall_misses::total 1545969 # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17805207176 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 17805207176 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.066259 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::cpu.inst 1545969 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1545969 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 172412750 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 172412750 # number of overall MSHR uncacheable cycles
system.cpu.icache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 210 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 181 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
system.cpu.icache.tags.avg_refs 14.092278 # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses 24878148 # Number of data accesses
system.cpu.icache.tags.occ_blocks::cpu.inst 511.467492 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.998960 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.998960 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.replacements 1545456 # number of replacements
system.cpu.icache.tags.sampled_refs 1545968 # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses 24878148 # Number of tag accesses
system.cpu.icache.tags.tagsinuse 511.467492 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 21786211 # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 10068892000 # Cycle when the warmup percentage was hit.
system.cpu.idleCycles 106196788 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.ipc 0.105024 # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.itb.accesses 23345804 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries 2396 # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits 23336489 # DTB hits
system.cpu.itb.inst_accesses 23345804 # ITB inst accesses
system.cpu.itb.inst_hits 23336489 # ITB inst hits
system.cpu.itb.inst_misses 9315 # ITB inst misses
system.cpu.itb.misses 9315 # DTB misses
system.cpu.itb.perms_faults 4052 # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 82977 # number of quiesce instructions executed
system.cpu.l2cache.ReadExReq_accesses::cpu.inst 247542 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 247542 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69059.848663 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69059.848663 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56515.321009 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56515.321009 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::cpu.inst 114197 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 114197 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9208785520 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 9208785520 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.538676 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.538676 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::cpu.inst 133345 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 133345 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7536035480 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7536035480 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.538676 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.538676 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 133345 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 133345 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52818 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 11330 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1934916 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1999064 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 85107.142857 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 74750 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71955.193483 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 71966.894361 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59447.036018 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59458.945900 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52797 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 11328 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 1910857 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1974982 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 1787250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 149500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1731170000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1733106750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000398 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000177 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012434 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.012047 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 21 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 24059 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 24082 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1528250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1426015500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1427668750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012397 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.012011 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 21 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 23988 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 24011 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 167311975000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167311975000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 2976 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 2976 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 126.265763 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 126.265763 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 10004.558983 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10004.558983 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::cpu.inst 26 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 372484 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 372484 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.991263 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991263 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::cpu.inst 2950 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 2950 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 29513449 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29513449 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.991263 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991263 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 2950 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 2950 # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 16707831820 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16707831820 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.Writeback_accesses::writebacks 603000 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 603000 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits::writebacks 603000 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 603000 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52818 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 11330 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 2182458 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2246606 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 85107.142857 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69502.398414 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 69504.546679 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56962.309115 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56964.489629 # average overall mshr miss latency
system.cpu.l2cache.demand_hits::cpu.dtb.walker 52797 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 11328 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 2025054 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2089179 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 1787250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 149500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 10939955520 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 10941892270 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000398 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000177 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.072122 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.070073 # miss rate for demand accesses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 21 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 157404 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 157427 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 1528250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8962050980 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 8963704230 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.072090 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.070042 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 21 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 157333 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 157356 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52818 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 11330 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 2182458 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2246606 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 85107.142857 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69502.398414 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 69504.546679 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56962.309115 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56964.489629 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits::cpu.dtb.walker 52797 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 11328 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 2025054 # number of overall hits
system.cpu.l2cache.overall_hits::total 2089179 # number of overall hits
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 1787250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 149500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 10939955520 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 10941892270 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000398 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000177 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.072122 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.070073 # miss rate for overall accesses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 21 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 157404 # number of overall misses
system.cpu.l2cache.overall_misses::total 157427 # number of overall misses
system.cpu.l2cache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 71 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 1528250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8962050980 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 8963704230 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.072090 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.070042 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 21 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 157333 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 157356 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 184019806820 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184019806820 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.tags.age_task_id_blocks_1023::4 13 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 79 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2431 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6707 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56131 # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs 18.629243 # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses 23223720 # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::writebacks 36351.350875 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 12.813342 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000576 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 15263.969553 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.554678 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000196 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.232910 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.787783 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023 13 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 65377 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000198 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997574 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.replacements 65515 # number of replacements
system.cpu.l2cache.tags.sampled_refs 130905 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses 23223720 # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse 51628.134347 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 2438661 # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 2525287108000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks::writebacks 59837 # number of writebacks
system.cpu.l2cache.writebacks::total 59837 # number of writebacks
system.cpu.numCycles 576943440 # number of cpu cycles simulated
system.cpu.numFetchSuspends 77491 # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.quiesceCycles 4560354752 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles 470746652 # Number of cycles that the CPU actually ticked
system.cpu.toL2Bus.data_through_bus 184089158 # Total data (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3094634 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5780828 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 29817 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 125263 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 9030542 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 3400418424 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 2325892574 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 2551470440 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 18491990 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 72446749 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.snoop_data_through_bus 232512 # Total snoop data (bytes)
system.cpu.toL2Bus.throughput 71784989 # Throughput (bytes/s)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 98965568 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 84866998 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 45320 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 211272 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 184089158 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.trans_dist::ReadReq 3214260 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 3214259 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 763365 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 763365 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 603000 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 2976 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 2976 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 247542 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 247542 # Transaction distribution
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.iobus.data_through_bus 123501026 # Total data (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7942 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 524 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1032 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 2383066 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 32660698 # Packet count per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 3976000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 524000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 522000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 2374888000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.1 # Layer utilization (%)
system.iobus.respLayer1.occupancy 38216821000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 1.5 # Layer utilization (%)
system.iobus.throughput 48098087 # Throughput (bytes/s)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15884 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1048 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2064 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 2390498 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 123501026 # Cumulative packet size per connected master and slave (bytes)
system.iobus.trans_dist::ReadReq 16322171 # Transaction distribution
system.iobus.trans_dist::ReadResp 16322171 # Transaction distribution
system.iobus.trans_dist::WriteReq 8178 # Transaction distribution
system.iobus.trans_dist::WriteResp 8178 # Transaction distribution
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1738144017000 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1738144017000 # number of ReadReq MSHR uncacheable cycles
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1738144017000 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1738144017000 # number of overall MSHR uncacheable cycles
system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
system.iocache.tags.data_accesses 0 # Number of data accesses
system.iocache.tags.replacements 0 # number of replacements
system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses 0 # Number of tag accesses
system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.membus.data_through_bus 140463478 # Total data (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383066 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 8 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3800 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893209 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280085 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 34557717 # Packet count per connected master and slave (bytes)
system.membus.reqLayer0.occupancy 1731044000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer1.occupancy 6000 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 3530500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer6.occupancy 17560934000 # Layer occupancy (ticks)
system.membus.reqLayer6.utilization 0.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 4805612001 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
system.membus.respLayer2.occupancy 37417137000 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 1.5 # Layer utilization (%)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.throughput 54704199 # Throughput (bytes/s)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390498 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 256 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7600 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16954592 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19352950 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 140463478 # Cumulative packet size per connected master and slave (bytes)
system.membus.trans_dist::ReadReq 16349280 # Transaction distribution
system.membus.trans_dist::ReadResp 16349280 # Transaction distribution
system.membus.trans_dist::WriteReq 763365 # Transaction distribution
system.membus.trans_dist::WriteResp 763365 # Transaction distribution
system.membus.trans_dist::Writeback 59837 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4680 # Transaction distribution
system.membus.trans_dist::UpgradeResp 4680 # Transaction distribution
system.membus.trans_dist::ReadExReq 131615 # Transaction distribution
system.membus.trans_dist::ReadExResp 131615 # Transaction distribution
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgGap 159378.28 # Average gap between requests
system.physmem.avgMemAccLat 44638.69 # Average memory access latency per DRAM burst
system.physmem.avgQLat 25888.69 # Average queueing delay per DRAM burst
system.physmem.avgRdBW 381.23 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgRdBWSys 51.10 # Average system read bandwidth in MiByte/s
system.physmem.avgRdQLen 6.57 # Average read queue length when enqueuing
system.physmem.avgWrBW 2.67 # Average achieved write bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.67 # Average system write bandwidth in MiByte/s
system.physmem.avgWrQLen 25.93 # Average write queue length when enqueuing
system.physmem.busUtil 3.00 # Data bus utilization in percentage
system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.bw_inst_read::cpu.inst 396534 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 396534 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.clcd 47167096 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 523 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 50 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 3936408 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51104078 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1491444 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47167096 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 523 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 50 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 5111032 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53770146 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_write::writebacks 1491444 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.inst 1174624 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2666068 # Write bandwidth from this memory (bytes/s)
system.physmem.bytesPerActivate::samples 1015061 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 971.117866 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 904.579267 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 205.091565 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 22463 2.21% 2.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 22781 2.24% 4.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 8586 0.85% 5.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2483 0.24% 5.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2672 0.26% 5.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1833 0.18% 5.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 8618 0.85% 6.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 926 0.09% 6.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 944699 93.07% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1015061 # Bytes accessed per row activation
system.physmem.bytesReadDRAM 978888704 # Total number of bytes read from DRAM
system.physmem.bytesReadSys 131219480 # Total read bytes from the system interface side
system.physmem.bytesReadWrQ 106752 # Total number of bytes read from write queue
system.physmem.bytesWritten 6855168 # Total number of bytes written to DRAM
system.physmem.bytesWrittenSys 6845640 # Total written bytes from the system interface side
system.physmem.bytes_inst_read::cpu.inst 1018176 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1018176 # Number of instructions bytes read from this memory
system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 1344 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 10107480 # Number of bytes read from this memory
system.physmem.bytes_read::total 131219480 # Number of bytes read from this memory
system.physmem.bytes_written::writebacks 3829568 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.inst 3016072 # Number of bytes written to this memory
system.physmem.bytes_written::total 6845640 # Number of bytes written to this memory
system.physmem.memoryStateTime::IDLE 2210491886500 # Time in different power states
system.physmem.memoryStateTime::REF 85740720000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 271454888500 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem.mergedWrBursts 706728 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 4680 # Number of requests that are neither read nor write
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 21 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 157965 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15296804 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 59837 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst 754018 # Number of write requests responded to by this memory
system.physmem.num_writes::total 813855 # Number of write requests responded to by this memory
system.physmem.pageHitRate 93.41 # Row buffer hit rate, read and write combined
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.perBankRdBursts::0 955934 # Per bank write bursts
system.physmem.perBankRdBursts::1 955610 # Per bank write bursts
system.physmem.perBankRdBursts::2 955719 # Per bank write bursts
system.physmem.perBankRdBursts::3 955960 # Per bank write bursts
system.physmem.perBankRdBursts::4 957705 # Per bank write bursts
system.physmem.perBankRdBursts::5 955718 # Per bank write bursts
system.physmem.perBankRdBursts::6 955569 # Per bank write bursts
system.physmem.perBankRdBursts::7 955478 # Per bank write bursts
system.physmem.perBankRdBursts::8 956345 # Per bank write bursts
system.physmem.perBankRdBursts::9 955973 # Per bank write bursts
system.physmem.perBankRdBursts::10 955562 # Per bank write bursts
system.physmem.perBankRdBursts::11 955146 # Per bank write bursts
system.physmem.perBankRdBursts::12 956303 # Per bank write bursts
system.physmem.perBankRdBursts::13 956034 # Per bank write bursts
system.physmem.perBankRdBursts::14 956157 # Per bank write bursts
system.physmem.perBankRdBursts::15 955923 # Per bank write bursts
system.physmem.perBankWrBursts::0 6634 # Per bank write bursts
system.physmem.perBankWrBursts::1 6445 # Per bank write bursts
system.physmem.perBankWrBursts::2 6533 # Per bank write bursts
system.physmem.perBankWrBursts::3 6602 # Per bank write bursts
system.physmem.perBankWrBursts::4 6504 # Per bank write bursts
system.physmem.perBankWrBursts::5 6748 # Per bank write bursts
system.physmem.perBankWrBursts::6 6784 # Per bank write bursts
system.physmem.perBankWrBursts::7 6699 # Per bank write bursts
system.physmem.perBankWrBursts::8 7075 # Per bank write bursts
system.physmem.perBankWrBursts::9 6807 # Per bank write bursts
system.physmem.perBankWrBursts::10 6488 # Per bank write bursts
system.physmem.perBankWrBursts::11 6148 # Per bank write bursts
system.physmem.perBankWrBursts::12 7101 # Per bank write bursts
system.physmem.perBankWrBursts::13 6684 # Per bank write bursts
system.physmem.perBankWrBursts::14 7006 # Per bank write bursts
system.physmem.perBankWrBursts::15 6854 # Per bank write bursts
system.physmem.rdPerTurnAround::samples 6216 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 2460.607465 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 89585.482628 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-262143 6210 99.90% 99.90% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::786432-1.04858e+06 2 0.03% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.04858e+06-1.31072e+06 1 0.02% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.31072e+06-1.57286e+06 1 0.02% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2.62144e+06-2.88358e+06 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6.02931e+06-6.29146e+06 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 6216 # Reads before turning the bus around for writes
system.physmem.rdQLenPdf::0 1112302 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 958564 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 963836 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 1083179 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 974176 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1042396 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2682768 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 2583039 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3365419 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 138919 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 118710 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 109585 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 106194 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 19284 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 18426 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 18172 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.readBursts 15296804 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 38 # Read request sizes (log2)
system.physmem.readPktSize::3 15138816 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 157950 # Read request sizes (log2)
system.physmem.readReqs 15296804 # Number of read requests accepted
system.physmem.readRowHitRate 93.48 # Row buffer hit rate for reads
system.physmem.readRowHits 14297551 # Number of row buffer hits during reads
system.physmem.servicedByWrQ 1668 # Number of DRAM read bursts serviced by the write queue
system.physmem.totBusLat 76475680000 # Total ticks spent in databus transfers
system.physmem.totGap 2567689117500 # Total gap between requests
system.physmem.totMemAccLat 682754832250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totQLat 395971032250 # Total ticks spent queuing
system.physmem.wrPerTurnAround::samples 6216 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.231660 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.203648 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 0.973536 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 2382 38.32% 38.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 22 0.35% 38.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 3802 61.16% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 10 0.16% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 6216 # Writes before turning the bus around for reads
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 3810 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 3834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 6190 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 6217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6219 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6218 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 6220 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 6217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 6219 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 6222 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 6225 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 6221 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 6217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 6216 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 6216 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 6216 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.writeBursts 813855 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 754018 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 59837 # Write request sizes (log2)
system.physmem.writeReqs 813855 # Number of write requests accepted
system.physmem.writeRowHitRate 83.67 # Row buffer hit rate for writes
system.physmem.writeRowHits 89636 # Number of row buffer hits during writes
system.realview.nvmem.bw_inst_read::cpu.inst 100 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 100 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu.inst 100 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 100 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 100 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 100 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bytes_inst_read::cpu.inst 256 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 256 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_read::cpu.inst 256 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 256 # Number of bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 4 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 4 # Number of read requests responded to by this memory
system.voltage_domain.voltage 1 # Voltage in Volts
---------- End Simulation Statistics ----------
|