blob: 0e9aa5888cb7db348a015946ee0789f14f000cc1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.503329 # Number of seconds simulated
sim_ticks 2503329223500 # Number of ticks simulated
final_tick 2503329223500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 55645 # Simulator instruction rate (inst/s)
host_op_rate 71576 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2298862295 # Simulator tick rate (ticks/s)
host_mem_usage 394936 # Number of bytes of host memory used
host_seconds 1088.94 # Real time elapsed on the host
sim_insts 60594713 # Number of instructions simulated
sim_ops 77942287 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 3712 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 799552 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 9094032 # Number of bytes read from this memory
system.physmem.bytes_read::total 129435024 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 799552 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 799552 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3785216 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory
system.physmem.bytes_written::total 6801288 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 58 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 12493 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 142128 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15096888 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 59144 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory
system.physmem.num_writes::total 813162 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47751475 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 1483 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 26 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 319395 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3632775 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51705154 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 319395 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 319395 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1512073 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 1204824 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2716897 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1512073 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47751475 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 1483 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 26 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 319395 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4837599 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54422052 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 26 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 26 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 26 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 26 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 26 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 26 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 64407 # number of replacements
system.l2c.tagsinuse 51237.721374 # Cycle average of tags in use
system.l2c.total_refs 1963815 # Total number of references to valid blocks.
system.l2c.sampled_refs 129804 # Sample count of references to valid blocks.
system.l2c.avg_refs 15.129079 # Average number of references to valid blocks.
system.l2c.warmup_cycle 2492699118000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 36773.515896 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.dtb.walker 46.128401 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.itb.walker 0.000184 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.inst 8177.854263 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.data 6240.222629 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.561119 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.dtb.walker 0.000704 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.inst 0.124784 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.data 0.095218 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.781826 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu.dtb.walker 123734 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.itb.walker 11927 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.inst 976636 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.data 387128 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1499425 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 607519 # number of Writeback hits
system.l2c.Writeback_hits::total 607519 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu.data 41 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 41 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu.data 16 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 16 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu.data 112732 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 112732 # number of ReadExReq hits
system.l2c.demand_hits::cpu.dtb.walker 123734 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.itb.walker 11927 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.inst 976636 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.data 499860 # number of demand (read+write) hits
system.l2c.demand_hits::total 1612157 # number of demand (read+write) hits
system.l2c.overall_hits::cpu.dtb.walker 123734 # number of overall hits
system.l2c.overall_hits::cpu.itb.walker 11927 # number of overall hits
system.l2c.overall_hits::cpu.inst 976636 # number of overall hits
system.l2c.overall_hits::cpu.data 499860 # number of overall hits
system.l2c.overall_hits::total 1612157 # number of overall hits
system.l2c.ReadReq_misses::cpu.dtb.walker 58 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.inst 12374 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.data 10691 # number of ReadReq misses
system.l2c.ReadReq_misses::total 23124 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu.data 2909 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2909 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu.data 133219 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133219 # number of ReadExReq misses
system.l2c.demand_misses::cpu.dtb.walker 58 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.inst 12374 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.data 143910 # number of demand (read+write) misses
system.l2c.demand_misses::total 156343 # number of demand (read+write) misses
system.l2c.overall_misses::cpu.dtb.walker 58 # number of overall misses
system.l2c.overall_misses::cpu.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu.inst 12374 # number of overall misses
system.l2c.overall_misses::cpu.data 143910 # number of overall misses
system.l2c.overall_misses::total 156343 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu.dtb.walker 3035000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.itb.walker 60000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.inst 659327498 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.data 562370998 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1224793496 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu.data 994500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 994500 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu.data 7086596499 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7086596499 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu.dtb.walker 3035000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.itb.walker 60000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.inst 659327498 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.data 7648967497 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 8311389995 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu.dtb.walker 3035000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.itb.walker 60000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.inst 659327498 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.data 7648967497 # number of overall miss cycles
system.l2c.overall_miss_latency::total 8311389995 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu.dtb.walker 123792 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.itb.walker 11928 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.inst 989010 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.data 397819 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1522549 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 607519 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 607519 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu.data 2950 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2950 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu.data 18 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 18 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu.data 245951 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 245951 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu.dtb.walker 123792 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.itb.walker 11928 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.inst 989010 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.data 643770 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1768500 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu.dtb.walker 123792 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.itb.walker 11928 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.inst 989010 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.data 643770 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1768500 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.000469 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.000084 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.012512 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.026874 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.015188 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.986102 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.986102 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.111111 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.111111 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.541649 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.541649 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.000469 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.000084 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.012512 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.223543 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.088404 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.000469 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.000084 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.012512 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.223543 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.088404 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52327.586207 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 60000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.inst 53283.295458 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52602.282106 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 52966.333506 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 341.870058 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 341.870058 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 53195.088531 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 53195.088531 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52327.586207 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.itb.walker 60000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 53283.295458 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 53151.049246 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 53161.254389 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52327.586207 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.itb.walker 60000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 53283.295458 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 53151.049246 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 53161.254389 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 59144 # number of writebacks
system.l2c.writebacks::total 59144 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu.inst 8 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 69 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 69 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 69 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu.dtb.walker 58 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.inst 12366 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.data 10630 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 23055 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu.data 2909 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 2909 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu.data 133219 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 133219 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu.dtb.walker 58 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.inst 12366 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.data 143849 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 156274 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu.dtb.walker 58 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.inst 12366 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.data 143849 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 156274 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu.dtb.walker 2326000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.itb.walker 48000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.inst 507997999 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.data 430294500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 940666499 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 117136000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 117136000 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu.data 80000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 80000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu.data 5457467999 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5457467999 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.dtb.walker 2326000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.itb.walker 48000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.inst 507997999 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.data 5887762499 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 6398134498 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.dtb.walker 2326000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.itb.walker 48000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.inst 507997999 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.data 5887762499 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 6398134498 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.inst 5323000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 131412946500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 131418269500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 31416947511 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 31416947511 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.inst 5323000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.data 162829894011 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 162835217011 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000469 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000084 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.012503 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.026721 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.015142 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.986102 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.986102 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.111111 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.111111 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.541649 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.541649 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.000469 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.000084 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.012503 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.223448 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.088365 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.000469 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.000084 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.012503 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.223448 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.088365 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40103.448276 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 48000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 41080.219877 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40479.256820 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 40800.975884 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40266.758336 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40266.758336 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 40000 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40000 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40966.138456 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 40966.138456 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40103.448276 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 48000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 41080.219877 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40930.159396 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40941.772131 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40103.448276 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 48000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 41080.219877 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40930.159396 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40941.772131 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu.checker.dtb.inst_hits 0 # ITB inst hits
system.cpu.checker.dtb.inst_misses 0 # ITB inst misses
system.cpu.checker.dtb.read_hits 15048154 # DTB read hits
system.cpu.checker.dtb.read_misses 7314 # DTB read misses
system.cpu.checker.dtb.write_hits 11293808 # DTB write hits
system.cpu.checker.dtb.write_misses 2189 # DTB write misses
system.cpu.checker.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.checker.dtb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID
system.cpu.checker.dtb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID
system.cpu.checker.dtb.flush_entries 6410 # Number of entries that have been flushed from TLB
system.cpu.checker.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.checker.dtb.prefetch_faults 178 # Number of TLB faults due to prefetch
system.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.checker.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions
system.cpu.checker.dtb.read_accesses 15055468 # DTB read accesses
system.cpu.checker.dtb.write_accesses 11295997 # DTB write accesses
system.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.checker.dtb.hits 26341962 # DTB hits
system.cpu.checker.dtb.misses 9503 # DTB misses
system.cpu.checker.dtb.accesses 26351465 # DTB accesses
system.cpu.checker.itb.inst_hits 61773470 # ITB inst hits
system.cpu.checker.itb.inst_misses 4471 # ITB inst misses
system.cpu.checker.itb.read_hits 0 # DTB read hits
system.cpu.checker.itb.read_misses 0 # DTB read misses
system.cpu.checker.itb.write_hits 0 # DTB write hits
system.cpu.checker.itb.write_misses 0 # DTB write misses
system.cpu.checker.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu.checker.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.checker.itb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID
system.cpu.checker.itb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID
system.cpu.checker.itb.flush_entries 4682 # Number of entries that have been flushed from TLB
system.cpu.checker.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.checker.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.checker.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.checker.itb.read_accesses 0 # DTB read accesses
system.cpu.checker.itb.write_accesses 0 # DTB write accesses
system.cpu.checker.itb.inst_accesses 61777941 # ITB inst accesses
system.cpu.checker.itb.hits 61773470 # DTB hits
system.cpu.checker.itb.misses 4471 # DTB misses
system.cpu.checker.itb.accesses 61777941 # DTB accesses
system.cpu.checker.numCycles 78232851 # number of cpu cycles simulated
system.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 51771178 # DTB read hits
system.cpu.dtb.read_misses 82022 # DTB read misses
system.cpu.dtb.write_hits 11879780 # DTB write hits
system.cpu.dtb.write_misses 18404 # DTB write misses
system.cpu.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 8063 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 2874 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 631 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 1260 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 51853200 # DTB read accesses
system.cpu.dtb.write_accesses 11898184 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 63650958 # DTB hits
system.cpu.dtb.misses 100426 # DTB misses
system.cpu.dtb.accesses 63751384 # DTB accesses
system.cpu.itb.inst_hits 13147400 # ITB inst hits
system.cpu.itb.inst_misses 12275 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 5278 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 3416 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 13159675 # ITB inst accesses
system.cpu.itb.hits 13147400 # DTB hits
system.cpu.itb.misses 12275 # DTB misses
system.cpu.itb.accesses 13159675 # DTB accesses
system.cpu.numCycles 415310668 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 15527738 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 12466555 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 753811 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 10646284 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 8367014 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1449693 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 80905 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 33357472 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 101736318 # Number of instructions fetch has processed
system.cpu.fetch.Branches 15527738 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9816707 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 22310929 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 6078281 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 161634 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.BlockedCycles 94635812 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 2484 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 132549 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 208778 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 375 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 13143214 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 1025665 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 6564 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 154991090 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 0.809239 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.178893 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 132697054 85.62% 85.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1371702 0.89% 86.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1758298 1.13% 87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 2653739 1.71% 89.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2357523 1.52% 90.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1143564 0.74% 91.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 2918516 1.88% 93.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 809258 0.52% 94.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 9281436 5.99% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 154991090 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.037388 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.244964 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 35540110 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 94304374 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 20024957 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 1112327 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 4009322 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 2100739 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 174603 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 118268322 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 570412 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 4009322 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 37657945 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 39869078 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 47822984 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 18880557 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 6751204 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 110681454 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 22988 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1160036 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 4497834 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 31020 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 115504222 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 506609726 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 506516210 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 93516 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 78727449 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 36776772 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 900485 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 799637 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 13564830 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 21065339 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 13879000 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1961867 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 2663971 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 101316574 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2057711 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 126458108 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 199553 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 24657438 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 65563204 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 513311 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 154991090 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.815906 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.514046 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 108868078 70.24% 70.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 14887887 9.61% 79.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 7383585 4.76% 84.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 6313472 4.07% 88.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 12622401 8.14% 96.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2812506 1.81% 98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1537255 0.99% 99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 440277 0.28% 99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 125629 0.08% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 154991090 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 54148 0.61% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 8364176 94.75% 95.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 409089 4.63% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 363666 0.29% 0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 60068751 47.50% 47.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 95236 0.08% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 14 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 5 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 7 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 2111 0.00% 47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 53417106 42.24% 90.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 12511205 9.89% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 126458108 # Type of FU issued
system.cpu.iq.rate 0.304490 # Inst issue rate
system.cpu.iq.fu_busy_cnt 8827417 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.069805 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 417011386 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 128052835 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 87416470 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 22950 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 12920 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 10331 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 134909754 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 12105 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 645788 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 5350138 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 11136 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 35101 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 2080838 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 34107263 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 1048290 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 4009322 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 29478613 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 536036 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 103628902 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 217385 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 21065339 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 13879000 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 1466402 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 126510 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 31155 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 35101 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 376939 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 332400 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 709339 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 123236608 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 52461044 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 3221500 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 254617 # number of nop insts executed
system.cpu.iew.exec_refs 64851969 # number of memory reference insts executed
system.cpu.iew.exec_branches 11926568 # Number of branches executed
system.cpu.iew.exec_stores 12390925 # Number of stores executed
system.cpu.iew.exec_rate 0.296734 # Inst execution rate
system.cpu.iew.wb_sent 121860265 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 87426801 # cumulative count of insts written-back
system.cpu.iew.wb_producers 47494075 # num instructions producing a value
system.cpu.iew.wb_consumers 86379183 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 0.210509 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.549832 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 60745094 # The number of committed instructions
system.cpu.commit.commitCommittedOps 78092668 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 24728606 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 1544400 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 625654 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 151064180 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.516950 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.491641 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 122872114 81.34% 81.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 13991345 9.26% 90.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3943128 2.61% 93.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2231050 1.48% 94.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2009345 1.33% 96.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1063949 0.70% 96.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1402638 0.93% 97.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 655924 0.43% 98.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 2894687 1.92% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 151064180 # Number of insts commited each cycle
system.cpu.commit.committedInsts 60745094 # Number of instructions committed
system.cpu.commit.committedOps 78092668 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 27513363 # Number of memory references committed
system.cpu.commit.loads 15715201 # Number of loads committed
system.cpu.commit.membars 413054 # Number of memory barriers committed
system.cpu.commit.branches 10161447 # Number of branches committed
system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions.
system.cpu.commit.int_insts 69131310 # Number of committed integer instructions.
system.cpu.commit.function_calls 995952 # Number of function calls committed.
system.cpu.commit.bw_lim_events 2894687 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 249075594 # The number of ROB reads
system.cpu.rob.rob_writes 209750294 # The number of ROB writes
system.cpu.timesIdled 1905944 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 260319578 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 4591259733 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 60594713 # Number of Instructions Simulated
system.cpu.committedOps 77942287 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 60594713 # Number of Instructions Simulated
system.cpu.cpi 6.853909 # CPI: Cycles Per Instruction
system.cpu.cpi_total 6.853909 # CPI: Total CPI of All Threads
system.cpu.ipc 0.145902 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.145902 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 557815351 # number of integer regfile reads
system.cpu.int_regfile_writes 90098493 # number of integer regfile writes
system.cpu.fp_regfile_reads 8218 # number of floating regfile reads
system.cpu.fp_regfile_writes 2870 # number of floating regfile writes
system.cpu.misc_regfile_reads 134021846 # number of misc regfile reads
system.cpu.misc_regfile_writes 912706 # number of misc regfile writes
system.cpu.icache.replacements 989908 # number of replacements
system.cpu.icache.tagsinuse 511.610984 # Cycle average of tags in use
system.cpu.icache.total_refs 12068184 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 990420 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 12.184915 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 6426400000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 511.610984 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.999240 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.999240 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 12068184 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 12068184 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 12068184 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 12068184 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 12068184 # number of overall hits
system.cpu.icache.overall_hits::total 12068184 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1074896 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1074896 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1074896 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1074896 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1074896 # number of overall misses
system.cpu.icache.overall_misses::total 1074896 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 16638687991 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 16638687991 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 16638687991 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 16638687991 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 16638687991 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 16638687991 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 13143080 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 13143080 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 13143080 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 13143080 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 13143080 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 13143080 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.081784 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.081784 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.081784 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.081784 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.081784 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.081784 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15479.346831 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15479.346831 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15479.346831 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15479.346831 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15479.346831 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15479.346831 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 2960492 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 448 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 6608.241071 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 84437 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 84437 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 84437 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 84437 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 84437 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 84437 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 990459 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 990459 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 990459 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 990459 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 990459 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 990459 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12623481992 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 12623481992 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12623481992 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 12623481992 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12623481992 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 12623481992 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 7992500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7992500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7992500 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 7992500 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.075360 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.075360 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.075360 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.075360 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.075360 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.075360 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12745.082827 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12745.082827 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12745.082827 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12745.082827 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12745.082827 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12745.082827 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 643258 # number of replacements
system.cpu.dcache.tagsinuse 511.991338 # Cycle average of tags in use
system.cpu.dcache.total_refs 21734239 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 643770 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 33.760876 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 50933000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.991338 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999983 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999983 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 13902749 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 13902749 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 7257426 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 7257426 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 285261 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 285261 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 285646 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 285646 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 21160175 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 21160175 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 21160175 # number of overall hits
system.cpu.dcache.overall_hits::total 21160175 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 765054 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 765054 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2992955 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2992955 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 13791 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 13791 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data 18 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 18 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data 3758009 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3758009 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 3758009 # number of overall misses
system.cpu.dcache.overall_misses::total 3758009 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 14856915000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 14856915000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 130200810067 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 130200810067 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 223590500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 223590500 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 349500 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 349500 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 145057725067 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 145057725067 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 145057725067 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 145057725067 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 14667803 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 14667803 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 10250381 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 10250381 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 299052 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 299052 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 285664 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 285664 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 24918184 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 24918184 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 24918184 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 24918184 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.052159 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.052159 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.291985 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.291985 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.046116 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.046116 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000063 # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total 0.000063 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.150814 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.150814 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.150814 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.150814 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19419.433138 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19419.433138 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43502.428225 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43502.428225 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16212.783700 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16212.783700 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 19416.666667 # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19416.666667 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38599.621520 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38599.621520 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38599.621520 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38599.621520 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 34077900 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 7429000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 7467 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 284 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 4563.800723 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 26158.450704 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 607519 # number of writebacks
system.cpu.dcache.writebacks::total 607519 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 379422 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 379422 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2744177 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 2744177 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1481 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 1481 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 3123599 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 3123599 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 3123599 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 3123599 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385632 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 385632 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248778 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 248778 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12310 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 12310 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 18 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 18 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 634410 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 634410 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 634410 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 634410 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6262166095 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 6262166095 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9286622435 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 9286622435 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 163471000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 163471000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 289000 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 289000 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15548788530 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 15548788530 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15548788530 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 15548788530 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 147078103000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 147078103000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 41268229410 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 41268229410 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 188346332410 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 188346332410 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026291 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026291 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024270 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024270 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.041163 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.041163 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000063 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000063 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025460 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.025460 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025460 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.025460 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16238.709690 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16238.709690 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37328.953666 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37328.953666 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13279.528838 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13279.528838 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 16055.555556 # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16055.555556 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24509.053341 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24509.053341 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24509.053341 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24509.053341 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1305424568773 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1305424568773 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1305424568773 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1305424568773 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 88047 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|