blob: de425fd792b2153ddf91212ad95e556e119f10b8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.603185 # Number of seconds simulated
sim_ticks 2603185215000 # Number of ticks simulated
final_tick 2603185215000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 24146 # Simulator instruction rate (inst/s)
host_op_rate 31077 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 996702828 # Simulator tick rate (ticks/s)
host_mem_usage 410224 # Number of bytes of host memory used
host_seconds 2611.80 # Real time elapsed on the host
sim_insts 63063952 # Number of instructions simulated
sim_ops 81166306 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 768 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 192 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 396288 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 4383412 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 425536 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 5252400 # Number of bytes read from this memory
system.physmem.bytes_read::total 131570212 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 396288 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 425536 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 821824 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4280832 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory
system.physmem.bytes_written::total 7309968 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 12 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 3 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 6192 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 68563 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 6649 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 82095 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15302347 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 66888 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory
system.physmem.num_writes::total 824172 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 46523977 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 295 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 74 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 152232 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1683865 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 418 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 163467 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 2017682 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50542010 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 152232 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 163467 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 315699 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1644459 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 6530 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 1157096 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2808086 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1644459 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 46523977 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 295 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 74 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 152232 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 1690395 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 418 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 163467 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 3174778 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53350096 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15302347 # Total number of read requests seen
system.physmem.writeReqs 824172 # Total number of write requests seen
system.physmem.cpureqs 284728 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 979350208 # Total number of bytes read from memory
system.physmem.bytesWritten 52747008 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 131570212 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 7309968 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 346 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 14078 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 956479 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 956691 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 956370 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 956557 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 956475 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 956110 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 955970 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 956102 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 956952 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 956364 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 956322 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 956651 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 956317 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 956502 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 956203 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 955936 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 50835 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 51032 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 50766 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 50996 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 51864 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 51588 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 51454 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 51566 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 52101 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 51797 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 51588 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 51821 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 51736 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 51833 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 51672 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 51523 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 1182222 # Number of times wr buffer was full causing retry
system.physmem.totGap 2603183939000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 105 # Categorize read packet sizes
system.physmem.readPktSize::3 15138816 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 163426 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 1939506 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 66888 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 14078 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 1062295 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 996413 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 951405 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 986255 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2765519 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2772335 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 5446641 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 44668 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 31245 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 30881 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 30868 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 58473 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 38578 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 65793 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 17450 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 3001 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 140 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 33 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 3151 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 3270 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 3380 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 3476 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 3611 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 3812 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 4018 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 4199 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 4366 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 35834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 35834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 35834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 35834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 35833 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 32683 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 32564 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 32454 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 32358 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 32223 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 32022 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 31816 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 31635 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 31468 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 332610890470 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 410507230470 # Sum of mem lat for all requests
system.physmem.totBusLat 61208004000 # Total cycles spent in databus access
system.physmem.totBankLat 16688336000 # Total cycles spent in bank access
system.physmem.avgQLat 21736.43 # Average queueing delay per request
system.physmem.avgBankLat 1090.60 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 26827.03 # Average memory access latency
system.physmem.avgRdBW 376.21 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 20.26 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 50.54 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 2.81 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 2.48 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.16 # Average read queue length over time
system.physmem.avgWrQLen 12.97 # Average write queue length over time
system.physmem.readRowHits 15255805 # Number of row buffer hits during reads
system.physmem.writeRowHits 789541 # Number of row buffer hits during writes
system.physmem.readRowHitRate 99.70 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 95.80 # Row buffer hit rate for writes
system.physmem.avgGap 161422.56 # Average gap between requests
system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst 6 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst 148 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 172 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst 148 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 172 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst 148 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 172 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 73139 # number of replacements
system.l2c.tagsinuse 53098.784053 # Cycle average of tags in use
system.l2c.total_refs 1903330 # Total number of references to valid blocks.
system.l2c.sampled_refs 138315 # Sample count of references to valid blocks.
system.l2c.avg_refs 13.760836 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 37803.409303 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 5.317240 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.004373 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 4191.158517 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 2951.048787 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.dtb.walker 13.024682 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 4037.185847 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 4097.635305 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.576834 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000081 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.063952 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.045029 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.dtb.walker 0.000199 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.061603 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.062525 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.810223 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 33629 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 4816 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 393434 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 165508 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 53340 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 6018 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 607751 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 201341 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1465837 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 582635 # number of Writeback hits
system.l2c.Writeback_hits::total 582635 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 1118 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 732 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 1850 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 212 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 159 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 371 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 47631 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 59120 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 106751 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 33629 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 4816 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 393434 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 213139 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 53340 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 6018 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 607751 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 260461 # number of demand (read+write) hits
system.l2c.demand_hits::total 1572588 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 33629 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 4816 # number of overall hits
system.l2c.overall_hits::cpu0.inst 393434 # number of overall hits
system.l2c.overall_hits::cpu0.data 213139 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 53340 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 6018 # number of overall hits
system.l2c.overall_hits::cpu1.inst 607751 # number of overall hits
system.l2c.overall_hits::cpu1.data 260461 # number of overall hits
system.l2c.overall_hits::total 1572588 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 12 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 3 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 6072 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 6358 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 6613 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 6308 # number of ReadReq misses
system.l2c.ReadReq_misses::total 25383 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 5670 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 4365 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 10035 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 766 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 584 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1350 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 63604 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 77038 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 140642 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 12 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 3 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 6072 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 69962 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 6613 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 83346 # number of demand (read+write) misses
system.l2c.demand_misses::total 166025 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 12 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 3 # number of overall misses
system.l2c.overall_misses::cpu0.inst 6072 # number of overall misses
system.l2c.overall_misses::cpu0.data 69962 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses
system.l2c.overall_misses::cpu1.inst 6613 # number of overall misses
system.l2c.overall_misses::cpu1.data 83346 # number of overall misses
system.l2c.overall_misses::total 166025 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 932000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 187000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 315446500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 349611000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1169000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 361021000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 360243500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1388610000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 8984984 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 11919000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 20903984 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 502500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 3000500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 3503000 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 3132047991 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 4232582992 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7364630983 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 932000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 187000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 315446500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 3481658991 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 1169000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 361021000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 4592826492 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 8753240983 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 932000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 187000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 315446500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 3481658991 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 1169000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 361021000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 4592826492 # number of overall miss cycles
system.l2c.overall_miss_latency::total 8753240983 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 33641 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 4819 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 399506 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 171866 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 53357 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 6018 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 614364 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 207649 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1491220 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 582635 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 582635 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 6788 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 5097 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 11885 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 978 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 743 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 1721 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 111235 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 136158 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247393 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 33641 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 4819 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 399506 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 283101 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 53357 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 6018 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 614364 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 343807 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1738613 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 33641 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 4819 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 399506 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 283101 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 53357 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 6018 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 614364 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 343807 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1738613 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000357 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000623 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.015199 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.036994 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.010764 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.030378 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.017022 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.835298 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.856386 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.844342 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.783231 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.786003 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.784428 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.571798 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.565799 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.568496 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000357 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000623 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.015199 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.247127 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.010764 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.242421 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.095493 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000357 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000623 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.015199 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.247127 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.010764 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.242421 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.095493 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 77666.666667 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 62333.333333 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 51951.004611 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 54987.574709 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 68764.705882 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 54592.620596 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 57108.988586 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 54706.299492 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1584.653263 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2730.584192 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 2083.107524 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 656.005222 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5137.842466 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 2594.814815 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49242.940554 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 54941.496301 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 52364.378941 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 77666.666667 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 62333.333333 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 51951.004611 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 49765.000872 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 68764.705882 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 54592.620596 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 55105.541862 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52722.427243 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 77666.666667 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 62333.333333 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 51951.004611 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 49765.000872 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 68764.705882 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 54592.620596 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 55105.541862 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52722.427243 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 66888 # number of writebacks
system.l2c.writebacks::total 66888 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 4 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 38 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 24 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 4 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 38 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 24 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 4 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 38 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 24 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 73 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 12 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 3 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 6068 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 6320 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 6606 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 6284 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 25310 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 5670 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 4365 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 10035 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 766 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 584 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1350 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 63604 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 77038 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 140642 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 12 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 3 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 6068 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 69924 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 6606 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 83322 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 165952 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 12 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 3 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 6068 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 69924 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 6606 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 83322 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 165952 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 779021 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 149004 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 238620719 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 267423854 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 952034 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 277227882 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 279338276 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1064490790 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 57153439 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 44270770 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 101424209 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7709241 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5848580 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 13557821 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2345272692 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3275122771 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5620395463 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 779021 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 149004 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 238620719 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 2612696546 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 952034 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 277227882 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 3554461047 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 6684886253 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 779021 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 149004 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 238620719 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 2612696546 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 952034 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 277227882 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 3554461047 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 6684886253 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 4558163 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12330828558 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1893563 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154946270000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 167283550284 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1062643238 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 17370101500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 18432744738 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 4558163 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13393471796 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1893563 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 172316371500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 185716295022 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000357 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000623 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015189 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036773 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010753 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030263 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.016973 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.835298 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.856386 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.844342 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.783231 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.786003 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.784428 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.571798 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.565799 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.568496 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000357 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000623 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015189 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.246993 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010753 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.242351 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.095451 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000357 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000623 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015189 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.246993 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010753 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.242351 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.095451 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 64918.416667 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 49668 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 39324.442815 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 42313.900949 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 41966.073569 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 44452.303628 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 42058.111023 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10079.971605 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10142.215349 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10107.046238 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10064.283290 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10014.691781 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10042.830370 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 36873.037733 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 42513.081479 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 39962.425613 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 64918.416667 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 49668 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 39324.442815 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37364.803873 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 41966.073569 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 42659.334233 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40282.046935 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 64918.416667 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 49668 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 39324.442815 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37364.803873 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 41966.073569 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 42659.334233 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40282.046935 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 9024363 # DTB read hits
system.cpu0.dtb.read_misses 35062 # DTB read misses
system.cpu0.dtb.write_hits 5257895 # DTB write hits
system.cpu0.dtb.write_misses 6477 # DTB write misses
system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 2160 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 1059 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 311 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 553 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 9059425 # DTB read accesses
system.cpu0.dtb.write_accesses 5264372 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 14282258 # DTB hits
system.cpu0.dtb.misses 41539 # DTB misses
system.cpu0.dtb.accesses 14323797 # DTB accesses
system.cpu0.itb.inst_hits 4307156 # ITB inst hits
system.cpu0.itb.inst_misses 5205 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1360 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 1401 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 4312361 # ITB inst accesses
system.cpu0.itb.hits 4307156 # DTB hits
system.cpu0.itb.misses 5205 # DTB misses
system.cpu0.itb.accesses 4312361 # DTB accesses
system.cpu0.numCycles 69075583 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.BPredUnit.lookups 6134621 # Number of BP lookups
system.cpu0.BPredUnit.condPredicted 4681383 # Number of conditional branches predicted
system.cpu0.BPredUnit.condIncorrect 299233 # Number of conditional branches incorrect
system.cpu0.BPredUnit.BTBLookups 3810859 # Number of BTB lookups
system.cpu0.BPredUnit.BTBHits 2992358 # Number of BTB hits
system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.BPredUnit.usedRAS 688987 # Number of times the RAS was used to get a target.
system.cpu0.BPredUnit.RASInCorrect 28743 # Number of incorrect RAS predictions.
system.cpu0.fetch.icacheStallCycles 12013253 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 32740564 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 6134621 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 3681345 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 7677557 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1482239 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 64559 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.BlockedCycles 21828282 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 5891 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 53864 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 90312 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 236 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 4305560 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 159104 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 2370 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 42798314 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.987162 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.368020 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 35128127 82.08% 82.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 610328 1.43% 83.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 795353 1.86% 85.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 689183 1.61% 86.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 781372 1.83% 88.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 569733 1.33% 90.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 711695 1.66% 91.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 364225 0.85% 92.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 3148298 7.36% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 42798314 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.088810 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.473982 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 12517044 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 21792466 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 6901256 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 586970 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 1000578 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 954803 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 64851 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 40861344 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 213562 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 1000578 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 13092600 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 5813788 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 13806762 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 6861684 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 2222902 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 39740402 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 2257 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 444272 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 1240471 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.FullRegisterEvents 77 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 40148585 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 179562690 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 179528337 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 34353 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 31678708 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 8469876 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 458191 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 414927 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 5465728 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 7827563 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 5820560 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1149873 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 1213359 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 37598856 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 946637 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 37967135 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 82667 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 6387129 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 13438267 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 258027 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 42798314 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.887118 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.498670 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 27228481 63.62% 63.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 6024200 14.08% 77.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3238541 7.57% 85.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2496476 5.83% 91.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 2116280 4.94% 96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 952748 2.23% 98.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 498209 1.16% 99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 188721 0.44% 99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 54658 0.13% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 42798314 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 25719 2.40% 2.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 458 0.04% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 838558 78.31% 80.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 206136 19.25% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 52149 0.14% 0.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 22801553 60.06% 60.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 48143 0.13% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 9 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 1 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 7 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 682 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 9487186 24.99% 85.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 5577397 14.69% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 37967135 # Type of FU issued
system.cpu0.iq.rate 0.549646 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 1070871 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.028205 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 119919123 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 44940813 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 35094596 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 8245 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 4688 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 3877 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 38981568 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 4289 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 319568 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1406645 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 2495 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 13426 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 546497 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 2149373 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 5419 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 1000578 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 4177293 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 102909 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 38663154 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 84882 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 7827563 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 5820560 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 615194 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 41110 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 3269 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 13426 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 151880 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 119782 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 271662 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 37584827 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 9341263 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 382308 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 117661 # number of nop insts executed
system.cpu0.iew.exec_refs 14871823 # number of memory reference insts executed
system.cpu0.iew.exec_branches 4965899 # Number of branches executed
system.cpu0.iew.exec_stores 5530560 # Number of stores executed
system.cpu0.iew.exec_rate 0.544112 # Inst execution rate
system.cpu0.iew.wb_sent 37390069 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 35098473 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 18662098 # num instructions producing a value
system.cpu0.iew.wb_consumers 35837598 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.508117 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.520741 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 6206788 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 688610 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 235451 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 41797736 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.765444 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.723461 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 29752237 71.18% 71.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 5970878 14.29% 85.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 1965315 4.70% 90.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 999760 2.39% 92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 803961 1.92% 94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 518760 1.24% 95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 395530 0.95% 96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 220150 0.53% 97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1171145 2.80% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 41797736 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 24265529 # Number of instructions committed
system.cpu0.commit.committedOps 31993822 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 11694981 # Number of memory references committed
system.cpu0.commit.loads 6420918 # Number of loads committed
system.cpu0.commit.membars 234476 # Number of memory barriers committed
system.cpu0.commit.branches 4347395 # Number of branches committed
system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 28261624 # Number of committed integer instructions.
system.cpu0.commit.function_calls 500034 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 1171145 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 77942939 # The number of ROB reads
system.cpu0.rob.rob_writes 77403720 # The number of ROB writes
system.cpu0.timesIdled 364282 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 26277269 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 5137251054 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 24184787 # Number of Instructions Simulated
system.cpu0.committedOps 31913080 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 24184787 # Number of Instructions Simulated
system.cpu0.cpi 2.856158 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.856158 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.350121 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.350121 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 175453235 # number of integer regfile reads
system.cpu0.int_regfile_writes 34873256 # number of integer regfile writes
system.cpu0.fp_regfile_reads 3235 # number of floating regfile reads
system.cpu0.fp_regfile_writes 908 # number of floating regfile writes
system.cpu0.misc_regfile_reads 13424511 # number of misc regfile reads
system.cpu0.misc_regfile_writes 527689 # number of misc regfile writes
system.cpu0.icache.replacements 399628 # number of replacements
system.cpu0.icache.tagsinuse 511.593033 # Cycle average of tags in use
system.cpu0.icache.total_refs 3873847 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 400140 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 9.681229 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 6818802000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 511.593033 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.999205 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.999205 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 3873847 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 3873847 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 3873847 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 3873847 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 3873847 # number of overall hits
system.cpu0.icache.overall_hits::total 3873847 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 431582 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 431582 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 431582 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 431582 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 431582 # number of overall misses
system.cpu0.icache.overall_misses::total 431582 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5855735994 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 5855735994 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 5855735994 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 5855735994 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 5855735994 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 5855735994 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 4305429 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 4305429 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 4305429 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 4305429 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 4305429 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 4305429 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100241 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.100241 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100241 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.100241 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100241 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.100241 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13568.072797 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13568.072797 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13568.072797 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13568.072797 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13568.072797 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13568.072797 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 2448 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 142 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 17.239437 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31419 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 31419 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 31419 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 31419 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 31419 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 31419 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 400163 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 400163 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 400163 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 400163 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 400163 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 400163 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4791432494 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4791432494 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4791432494 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4791432494 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4791432494 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4791432494 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7139500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7139500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7139500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 7139500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.092944 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.092944 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.092944 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.092944 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.092944 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.092944 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11973.701951 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11973.701951 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11973.701951 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11973.701951 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11973.701951 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11973.701951 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 274722 # number of replacements
system.cpu0.dcache.tagsinuse 476.919366 # Cycle average of tags in use
system.cpu0.dcache.total_refs 9525271 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 275234 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 34.607901 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 36452000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 476.919366 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.931483 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.931483 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 5895102 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 5895102 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3238989 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3238989 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 174455 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 174455 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 171581 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 171581 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 9134091 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 9134091 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 9134091 # number of overall hits
system.cpu0.dcache.overall_hits::total 9134091 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 390587 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 390587 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1579573 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1579573 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8896 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 8896 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7728 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 7728 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1970160 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1970160 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1970160 # number of overall misses
system.cpu0.dcache.overall_misses::total 1970160 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5389048500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5389048500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60454939374 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 60454939374 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88150000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 88150000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 50211500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 50211500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 65843987874 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 65843987874 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 65843987874 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 65843987874 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 6285689 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 6285689 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4818562 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4818562 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 183351 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 183351 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 179309 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 179309 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 11104251 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 11104251 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 11104251 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 11104251 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.062139 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.062139 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.327810 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.327810 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.048519 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.048519 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.043099 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.043099 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.177424 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.177424 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.177424 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.177424 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13797.306362 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13797.306362 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38272.963246 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38272.963246 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 9908.947842 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9908.947842 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6497.347308 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6497.347308 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33420.629733 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33420.629733 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33420.629733 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33420.629733 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 8059 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 2986 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 556 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 80 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14.494604 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 37.325000 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 255180 # number of writebacks
system.cpu0.dcache.writebacks::total 255180 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 202008 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 202008 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1448555 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1448555 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 484 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 484 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1650563 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1650563 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1650563 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1650563 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188579 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 188579 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 131018 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 131018 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8412 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8412 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7726 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 7726 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 319597 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 319597 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 319597 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 319597 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2343972000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2343972000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4029495991 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4029495991 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66259000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66259000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 34759500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 34759500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6373467991 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6373467991 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6373467991 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6373467991 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13432446000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13432446000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1199878877 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1199878877 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14632324877 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14632324877 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030001 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030001 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027190 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027190 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.045879 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.045879 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.043088 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.043088 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028781 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.028781 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028781 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.028781 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12429.655476 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12429.655476 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30755.285465 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30755.285465 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7876.723728 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7876.723728 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4499.029252 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4499.029252 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19942.202183 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19942.202183 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19942.202183 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19942.202183 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 43034108 # DTB read hits
system.cpu1.dtb.read_misses 42641 # DTB read misses
system.cpu1.dtb.write_hits 7001737 # DTB write hits
system.cpu1.dtb.write_misses 11814 # DTB write misses
system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 2370 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 2838 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 322 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 657 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 43076749 # DTB read accesses
system.cpu1.dtb.write_accesses 7013551 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 50035845 # DTB hits
system.cpu1.dtb.misses 54455 # DTB misses
system.cpu1.dtb.accesses 50090300 # DTB accesses
system.cpu1.itb.inst_hits 7783284 # ITB inst hits
system.cpu1.itb.inst_misses 5669 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 1584 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 1542 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 7788953 # ITB inst accesses
system.cpu1.itb.hits 7783284 # DTB hits
system.cpu1.itb.misses 5669 # DTB misses
system.cpu1.itb.accesses 7788953 # DTB accesses
system.cpu1.numCycles 409060969 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.BPredUnit.lookups 9019142 # Number of BP lookups
system.cpu1.BPredUnit.condPredicted 7341577 # Number of conditional branches predicted
system.cpu1.BPredUnit.condIncorrect 421290 # Number of conditional branches incorrect
system.cpu1.BPredUnit.BTBLookups 5896961 # Number of BTB lookups
system.cpu1.BPredUnit.BTBHits 5059614 # Number of BTB hits
system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.BPredUnit.usedRAS 812166 # Number of times the RAS was used to get a target.
system.cpu1.BPredUnit.RASInCorrect 44802 # Number of incorrect RAS predictions.
system.cpu1.fetch.icacheStallCycles 19538569 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 61710735 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 9019142 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 5871780 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 13457716 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 3440559 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 72159 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.BlockedCycles 78167878 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 5662 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 49809 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 140998 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 150 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 7781352 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 538014 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 3102 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 113786982 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.664391 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 1.995438 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 100336589 88.18% 88.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 821334 0.72% 88.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 966420 0.85% 89.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 1725152 1.52% 91.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 1418529 1.25% 92.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 601242 0.53% 93.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 1958088 1.72% 94.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 436465 0.38% 95.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 5523163 4.85% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 113786982 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.022048 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.150860 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 20926147 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 77797918 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 12266013 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 542191 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 2254713 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 1149115 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 100993 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 71511004 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 338807 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 2254713 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 22129407 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 32117603 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 41299485 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 11510444 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 4475330 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 67658360 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 19594 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 697706 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents 3178110 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.FullRegisterEvents 32539 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 70993653 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 310596355 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 310537273 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 59082 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 50200074 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 20793579 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 474201 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 414075 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 8134070 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 12921007 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 8155176 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 1083797 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 1589261 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 62166896 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 1195329 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 89153414 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 99788 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 13746763 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 36760953 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 275268 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 113786982 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.783512 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.519359 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 83183185 73.10% 73.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 8664055 7.61% 80.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 4355929 3.83% 84.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 3746204 3.29% 87.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 10471181 9.20% 97.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 1956933 1.72% 98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 1074012 0.94% 99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 258436 0.23% 99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 77047 0.07% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 113786982 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 29283 0.37% 0.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 991 0.01% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 7571422 95.88% 96.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 294824 3.73% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 313997 0.35% 0.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 37493479 42.06% 42.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 61246 0.07% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 11 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 8 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 1694 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 8 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 43910750 49.25% 91.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 7372221 8.27% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 89153414 # Type of FU issued
system.cpu1.iq.rate 0.217947 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 7896520 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.088572 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 300129512 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 77117892 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 54483079 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 14896 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 8093 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 6803 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 96728092 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 7845 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 354516 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 2925065 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 4096 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 17562 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 1131401 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 31964883 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 695794 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 2254713 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 24187633 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 367329 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 63466208 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 114663 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 12921007 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 8155176 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 887376 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 69283 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 3741 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 17562 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 208254 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 160111 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 368365 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 87428231 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 43415449 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 1725183 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 103983 # number of nop insts executed
system.cpu1.iew.exec_refs 50722611 # number of memory reference insts executed
system.cpu1.iew.exec_branches 7090027 # Number of branches executed
system.cpu1.iew.exec_stores 7307162 # Number of stores executed
system.cpu1.iew.exec_rate 0.213729 # Inst execution rate
system.cpu1.iew.wb_sent 86641966 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 54489882 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 30361493 # num instructions producing a value
system.cpu1.iew.wb_consumers 54263873 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.133207 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.559516 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 13678793 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 920061 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 321962 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 111532269 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.442230 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.412276 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 94330377 84.58% 84.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 8440609 7.57% 92.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 2214130 1.99% 94.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 1297536 1.16% 95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 1275593 1.14% 96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 591609 0.53% 96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 995873 0.89% 97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 566603 0.51% 98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 1819939 1.63% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 111532269 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 38948804 # Number of instructions committed
system.cpu1.commit.committedOps 49322865 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 17019717 # Number of memory references committed
system.cpu1.commit.loads 9995942 # Number of loads committed
system.cpu1.commit.membars 202353 # Number of memory barriers committed
system.cpu1.commit.branches 6138218 # Number of branches committed
system.cpu1.commit.fp_insts 6758 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 43713249 # Number of committed integer instructions.
system.cpu1.commit.function_calls 556359 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 1819939 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 171599349 # The number of ROB reads
system.cpu1.rob.rob_writes 128350222 # The number of ROB writes
system.cpu1.timesIdled 1423694 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 295273987 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 4796667155 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 38879165 # Number of Instructions Simulated
system.cpu1.committedOps 49253226 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 38879165 # Number of Instructions Simulated
system.cpu1.cpi 10.521341 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 10.521341 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.095045 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.095045 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 391632222 # number of integer regfile reads
system.cpu1.int_regfile_writes 56613239 # number of integer regfile writes
system.cpu1.fp_regfile_reads 4857 # number of floating regfile reads
system.cpu1.fp_regfile_writes 2306 # number of floating regfile writes
system.cpu1.misc_regfile_reads 19006571 # number of misc regfile reads
system.cpu1.misc_regfile_writes 429961 # number of misc regfile writes
system.cpu1.icache.replacements 614526 # number of replacements
system.cpu1.icache.tagsinuse 498.795598 # Cycle average of tags in use
system.cpu1.icache.total_refs 7119619 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 615038 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 11.575901 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 74541182500 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 498.795598 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.974210 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.974210 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 7119619 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 7119619 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 7119619 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 7119619 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 7119619 # number of overall hits
system.cpu1.icache.overall_hits::total 7119619 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 661683 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 661683 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 661683 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 661683 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 661683 # number of overall misses
system.cpu1.icache.overall_misses::total 661683 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8857903496 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 8857903496 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 8857903496 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 8857903496 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 8857903496 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 8857903496 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 7781302 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 7781302 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 7781302 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 7781302 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 7781302 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 7781302 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.085035 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.085035 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.085035 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.085035 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.085035 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.085035 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13386.929233 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13386.929233 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13386.929233 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13386.929233 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13386.929233 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13386.929233 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 2804 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 188 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 14.914894 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 46618 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 46618 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 46618 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 46618 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 46618 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 46618 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 615065 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 615065 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 615065 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 615065 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 615065 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 615065 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7253593996 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 7253593996 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7253593996 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 7253593996 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7253593996 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 7253593996 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2902500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2902500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2902500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 2902500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.079044 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.079044 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.079044 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.079044 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.079044 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.079044 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11793.215345 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11793.215345 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11793.215345 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11793.215345 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11793.215345 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11793.215345 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 363115 # number of replacements
system.cpu1.dcache.tagsinuse 487.216470 # Cycle average of tags in use
system.cpu1.dcache.total_refs 13089737 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 363478 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 36.012460 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 70648399000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 487.216470 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.951595 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.951595 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 8556277 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 8556277 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 4290501 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 4290501 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 104307 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 104307 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 100808 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 100808 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 12846778 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 12846778 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 12846778 # number of overall hits
system.cpu1.dcache.overall_hits::total 12846778 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 401782 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 401782 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 1563319 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 1563319 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14178 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 14178 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10904 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 10904 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 1965101 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 1965101 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 1965101 # number of overall misses
system.cpu1.dcache.overall_misses::total 1965101 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6025006500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6025006500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 64041163497 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 64041163497 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 131124500 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 131124500 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 58523500 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 58523500 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 70066169997 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 70066169997 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 70066169997 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 70066169997 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 8958059 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 8958059 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 5853820 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 5853820 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 118485 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 118485 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 111712 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 111712 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 14811879 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 14811879 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 14811879 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 14811879 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.044851 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.044851 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.267060 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.267060 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.119661 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.119661 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.097608 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.097608 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.132671 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.132671 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.132671 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.132671 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14995.710360 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14995.710360 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 40964.872491 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40964.872491 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9248.448300 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9248.448300 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5367.158841 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5367.158841 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35655.251306 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35655.251306 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35655.251306 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35655.251306 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 28539 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 15177 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 3269 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 166 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.730193 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 91.427711 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 327455 # number of writebacks
system.cpu1.dcache.writebacks::total 327455 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 170587 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 170587 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1400204 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 1400204 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1432 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1432 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 1570791 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 1570791 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 1570791 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 1570791 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 231195 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 231195 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 163115 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 163115 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12746 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12746 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10902 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 10902 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 394310 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 394310 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 394310 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 394310 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2860496500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2860496500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5258978708 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5258978708 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 89750500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 89750500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 36721500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 36721500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8119475208 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 8119475208 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8119475208 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 8119475208 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 169298302500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 169298302500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 27190030960 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 27190030960 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 196488333460 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 196488333460 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025809 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.025809 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027865 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027865 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.107575 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.107575 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.097590 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.097590 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026621 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.026621 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026621 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.026621 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12372.657281 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12372.657281 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32240.926389 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32240.926389 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7041.463989 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7041.463989 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3368.326912 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3368.326912 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20591.603581 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20591.603581 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20591.603581 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20591.603581 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1162989936366 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1162989936366 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1162989936366 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1162989936366 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 43794 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 53929 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|