blob: 74aa0b266f5f44679c1c4294cbcb93edaa413056 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.607938 # Number of seconds simulated
sim_ticks 2607938427000 # Number of ticks simulated
final_tick 2607938427000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 67776 # Simulator instruction rate (inst/s)
host_op_rate 81630 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2816320200 # Simulator tick rate (ticks/s)
host_mem_usage 438748 # Number of bytes of host memory used
host_seconds 926.01 # Real time elapsed on the host
sim_insts 62761521 # Number of instructions simulated
sim_ops 75590331 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 192 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 256 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 121488 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 457468 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.l2cache.prefetcher 4606656 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 512 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 70992 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 622136 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.l2cache.prefetcher 5389248 # Number of bytes read from this memory
system.physmem.bytes_read::total 132379476 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 121488 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 70992 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 192480 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4393536 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory
system.physmem.bytes_written::total 7422672 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 3 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 4 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 4422 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 7207 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.l2cache.prefetcher 71979 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 8 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1152 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 9739 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.l2cache.prefetcher 84207 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15317537 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 68649 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory
system.physmem.num_writes::total 825933 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 46439182 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 74 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 98 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 46584 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 175414 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.l2cache.prefetcher 1766398 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 196 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 27222 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 238555 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.l2cache.prefetcher 2066478 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50760200 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 46584 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 27222 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 73805 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1684678 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 6519 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 1154987 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2846184 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1684678 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 46439182 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 74 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 98 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 46584 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 181932 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.l2cache.prefetcher 1766398 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 196 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 27222 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 1393542 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.l2cache.prefetcher 2066478 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53606384 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15317537 # Number of read requests accepted
system.physmem.writeReqs 825933 # Number of write requests accepted
system.physmem.readBursts 15317537 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 825933 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 976408384 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 3913984 # Total number of bytes read from write queue
system.physmem.bytesWritten 7445376 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 132379476 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7422672 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 61156 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 709570 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 15921 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 957324 # Per bank write bursts
system.physmem.perBankRdBursts::1 954296 # Per bank write bursts
system.physmem.perBankRdBursts::2 951048 # Per bank write bursts
system.physmem.perBankRdBursts::3 951190 # Per bank write bursts
system.physmem.perBankRdBursts::4 960560 # Per bank write bursts
system.physmem.perBankRdBursts::5 954642 # Per bank write bursts
system.physmem.perBankRdBursts::6 950634 # Per bank write bursts
system.physmem.perBankRdBursts::7 950367 # Per bank write bursts
system.physmem.perBankRdBursts::8 957475 # Per bank write bursts
system.physmem.perBankRdBursts::9 955236 # Per bank write bursts
system.physmem.perBankRdBursts::10 950657 # Per bank write bursts
system.physmem.perBankRdBursts::11 950055 # Per bank write bursts
system.physmem.perBankRdBursts::12 957021 # Per bank write bursts
system.physmem.perBankRdBursts::13 954396 # Per bank write bursts
system.physmem.perBankRdBursts::14 950984 # Per bank write bursts
system.physmem.perBankRdBursts::15 950496 # Per bank write bursts
system.physmem.perBankWrBursts::0 7473 # Per bank write bursts
system.physmem.perBankWrBursts::1 7236 # Per bank write bursts
system.physmem.perBankWrBursts::2 7209 # Per bank write bursts
system.physmem.perBankWrBursts::3 7113 # Per bank write bursts
system.physmem.perBankWrBursts::4 7623 # Per bank write bursts
system.physmem.perBankWrBursts::5 7510 # Per bank write bursts
system.physmem.perBankWrBursts::6 7170 # Per bank write bursts
system.physmem.perBankWrBursts::7 7098 # Per bank write bursts
system.physmem.perBankWrBursts::8 7538 # Per bank write bursts
system.physmem.perBankWrBursts::9 7733 # Per bank write bursts
system.physmem.perBankWrBursts::10 7167 # Per bank write bursts
system.physmem.perBankWrBursts::11 6553 # Per bank write bursts
system.physmem.perBankWrBursts::12 7248 # Per bank write bursts
system.physmem.perBankWrBursts::13 7122 # Per bank write bursts
system.physmem.perBankWrBursts::14 7350 # Per bank write bursts
system.physmem.perBankWrBursts::15 7191 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 2607936588500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 59 # Read request sizes (log2)
system.physmem.readPktSize::3 15138841 # Read request sizes (log2)
system.physmem.readPktSize::4 3422 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 175215 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 757284 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 68649 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1023042 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 1020695 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 981592 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 1089381 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 978756 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1042832 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2673243 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 2574268 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3352848 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 134504 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 116771 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 107699 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 103134 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 19722 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 18882 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 18611 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 169 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 75 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 38 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 25 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 24 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 23 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 17 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 12 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 10 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 2977 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 3288 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3729 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4952 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 5491 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 5964 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6472 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6869 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 7547 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 7136 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 7299 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 7515 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 7713 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7996 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 7616 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 7653 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 7734 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 7452 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 506 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 249 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 36 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 17 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 4 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1020745 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 963.858515 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 884.982288 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 219.503901 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 33091 3.24% 3.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 19420 1.90% 5.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 8756 0.86% 6.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2666 0.26% 6.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 3150 0.31% 6.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 2102 0.21% 6.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 8576 0.84% 7.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1045 0.10% 7.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 941939 92.28% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1020745 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 6738 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 2264.229742 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 98171.784681 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-262143 6732 99.91% 99.91% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::262144-524287 1 0.01% 99.93% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::524288-786431 1 0.01% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::786432-1.04858e+06 1 0.01% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.04858e+06-1.31072e+06 1 0.01% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2.3593e+06-2.62144e+06 1 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::7.34003e+06-7.60218e+06 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 6738 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 6738 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.265361 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.193186 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.647301 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 3643 54.07% 54.07% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 48 0.71% 54.78% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 1665 24.71% 79.49% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 1002 14.87% 94.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 147 2.18% 96.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 65 0.96% 97.51% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 57 0.85% 98.35% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 53 0.79% 99.14% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 33 0.49% 99.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 11 0.16% 99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 9 0.13% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::27 3 0.04% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 6738 # Writes before turning the bus around for reads
system.physmem.totQLat 399562219250 # Total ticks spent queuing
system.physmem.totMemAccLat 685619363000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 76281905000 # Total ticks spent in databus transfers
system.physmem.avgQLat 26189.84 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 44939.84 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 374.40 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.85 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 50.76 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.85 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 2.95 # Data bus utilization in percentage
system.physmem.busUtilRead 2.92 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 6.38 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.08 # Average write queue length when enqueuing
system.physmem.readRowHits 14264224 # Number of row buffer hits during reads
system.physmem.writeRowHits 87746 # Number of row buffer hits during writes
system.physmem.readRowHitRate 93.50 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 75.41 # Row buffer hit rate for writes
system.physmem.avgGap 161547.46 # Average gap between requests
system.physmem.pageHitRate 93.36 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 2277806510000 # Time in different power states
system.physmem.memoryStateTime::REF 87084660000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 243043451250 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 48 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst 128 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 176 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 48 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst 128 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 176 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 3 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst 8 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 11 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 18 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst 49 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 67 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 18 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst 49 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 67 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 18 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst 49 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 67 # Total bandwidth to/from this memory (bytes/s)
system.membus.trans_dist::ReadReq 16496833 # Transaction distribution
system.membus.trans_dist::ReadResp 16496833 # Transaction distribution
system.membus.trans_dist::WriteReq 769198 # Transaction distribution
system.membus.trans_dist::WriteResp 769198 # Transaction distribution
system.membus.trans_dist::Writeback 68649 # Transaction distribution
system.membus.trans_dist::UpgradeReq 58344 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 23631 # Transaction distribution
system.membus.trans_dist::UpgradeResp 15921 # Transaction distribution
system.membus.trans_dist::ReadExReq 15704 # Transaction distribution
system.membus.trans_dist::ReadExResp 8956 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2384374 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 22 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 13882 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 2050 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 2045303 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 4445635 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 34723267 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 2392689 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 176 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 27764 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 4100 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 18691620 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 21116357 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 142226885 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 72802 # Total snoops (count)
system.membus.snoop_fanout::samples 332587 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 332587 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 332587 # Request fanout histogram
system.membus.reqLayer0.occupancy 1569233990 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer1.occupancy 13500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 11974494 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer4.occupancy 3000 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 1549500 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer6.occupancy 17698127000 # Layer occupancy (ticks)
system.membus.reqLayer6.utilization 0.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 5007859946 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
system.membus.respLayer2.occupancy 37384021831 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 1.4 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.l2c.tags.replacements 91703 # number of replacements
system.l2c.tags.tagsinuse 54901.298749 # Cycle average of tags in use
system.l2c.tags.total_refs 387577 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 156499 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 2.476546 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 7788.394578 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 1.341349 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 2.981982 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 674.734753 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 1668.636810 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 24293.005252 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 5.419961 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 676.905989 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 3493.827255 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 16296.050819 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.118841 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000020 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000046 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.010296 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.025461 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.370682 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000083 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.010329 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.053312 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.248658 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.837727 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1022 52420 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1023 9 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 12367 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::1 2 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::2 215 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::3 5971 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::4 46232 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 3 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 10 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 341 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 2304 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 9709 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1022 0.799866 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1023 0.000137 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.188705 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 5051801 # Number of tag accesses
system.l2c.tags.data_accesses 5051801 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 125 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 40 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 4738 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 15024 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 72119 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 182 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 64 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 7352 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 16354 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 75111 # number of ReadReq hits
system.l2c.ReadReq_hits::total 191109 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 213952 # number of Writeback hits
system.l2c.Writeback_hits::total 213952 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 3082 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 2112 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 5194 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 89 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 239 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 328 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 1876 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 2742 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 4618 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 125 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 40 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 4738 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 16900 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.l2cache.prefetcher 72119 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 182 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 64 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 7352 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 19096 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.l2cache.prefetcher 75111 # number of demand (read+write) hits
system.l2c.demand_hits::total 195727 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 125 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 40 # number of overall hits
system.l2c.overall_hits::cpu0.inst 4738 # number of overall hits
system.l2c.overall_hits::cpu0.data 16900 # number of overall hits
system.l2c.overall_hits::cpu0.l2cache.prefetcher 72119 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 182 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 64 # number of overall hits
system.l2c.overall_hits::cpu1.inst 7352 # number of overall hits
system.l2c.overall_hits::cpu1.data 19096 # number of overall hits
system.l2c.overall_hits::cpu1.l2cache.prefetcher 75111 # number of overall hits
system.l2c.overall_hits::total 195727 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 3 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 4 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 1057 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 3257 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 71979 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 8 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 1095 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 4649 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 84207 # number of ReadReq misses
system.l2c.ReadReq_misses::total 166259 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 7810 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 5551 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 13361 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 1270 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 1186 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 2456 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 3938 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 5122 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 9060 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 3 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 1057 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 7195 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.l2cache.prefetcher 71979 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 8 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1095 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 9771 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.l2cache.prefetcher 84207 # number of demand (read+write) misses
system.l2c.demand_misses::total 175319 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 3 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses
system.l2c.overall_misses::cpu0.inst 1057 # number of overall misses
system.l2c.overall_misses::cpu0.data 7195 # number of overall misses
system.l2c.overall_misses::cpu0.l2cache.prefetcher 71979 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 8 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1095 # number of overall misses
system.l2c.overall_misses::cpu1.data 9771 # number of overall misses
system.l2c.overall_misses::cpu1.l2cache.prefetcher 84207 # number of overall misses
system.l2c.overall_misses::total 175319 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 219750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 271250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 87748250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 250538998 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 6879023630 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 662750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 96997750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 362821248 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 9454668042 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 17132951668 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 11966992 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 6050751 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 18017743 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 511478 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 4288817 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 4800295 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 296071197 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 384274697 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 680345894 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 219750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 271250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 87748250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 546610195 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 6879023630 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 662750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 96997750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 747095945 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 9454668042 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 17813297562 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 219750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 271250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 87748250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 546610195 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 6879023630 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 662750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 96997750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 747095945 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 9454668042 # number of overall miss cycles
system.l2c.overall_miss_latency::total 17813297562 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 128 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 44 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 5795 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 18281 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 144098 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 190 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 64 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 8447 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 21003 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 159318 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 357368 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 213952 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 213952 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 10892 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 7663 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 18555 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 1359 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 1425 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 2784 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 5814 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 7864 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 13678 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 128 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 44 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 5795 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 24095 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.l2cache.prefetcher 144098 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 190 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 64 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 8447 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 28867 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.l2cache.prefetcher 159318 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 371046 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 128 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 44 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 5795 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 24095 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.l2cache.prefetcher 144098 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 190 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 64 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 8447 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 28867 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.l2cache.prefetcher 159318 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 371046 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.023438 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.090909 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.182399 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.178163 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.499514 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.042105 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.129632 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.221349 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.528547 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.465232 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.717040 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.724390 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.720075 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.934511 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.832281 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.882184 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.677331 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.651322 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.662378 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.023438 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.090909 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.182399 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.298610 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.499514 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.042105 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.129632 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.338483 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.528547 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.472499 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.023438 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.090909 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.182399 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.298610 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.499514 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.042105 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.129632 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.338483 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.528547 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.472499 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 73250 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 67812.500000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 83016.319773 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 76923.241633 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 95569.869406 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 82843.750000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 88582.420091 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 78042.858249 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 112278.884677 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 103049.769745 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1532.265301 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 1090.029004 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 1348.532520 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 402.738583 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 3616.203204 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 1954.517508 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 75183.137887 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 75024.345373 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 75093.365784 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 73250 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 67812.500000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 83016.319773 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 75970.840167 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 95569.869406 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 82843.750000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 88582.420091 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 76460.540886 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 112278.884677 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 101605.060273 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 73250 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 67812.500000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 83016.319773 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 75970.840167 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 95569.869406 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 82843.750000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 88582.420091 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 76460.540886 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 112278.884677 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 101605.060273 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 124 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 8 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs 15.500000 # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 68649 # number of writebacks
system.l2c.writebacks::total 68649 # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 3 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 4 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 1057 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 3257 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 71979 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 8 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 1095 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 4649 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 84207 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 166259 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 7810 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 5551 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 13361 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 1270 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1186 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 2456 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 3938 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 5122 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 9060 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 3 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 4 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 1057 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 7195 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 71979 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 8 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1095 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 9771 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 84207 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 175319 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 3 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 4 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 1057 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 7195 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 71979 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 8 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1095 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 9771 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 84207 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 175319 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 182750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 221250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 74667250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 209834998 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 5986714130 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 563750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 83479750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 304868248 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 8418931550 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 15079463676 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 78934077 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 56101003 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 135035080 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 12761264 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 11939675 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 24700939 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 246811801 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 319899303 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 566711104 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 182750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 221250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 74667250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 456646799 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 5986714130 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 563750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 83479750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 624767551 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 8418931550 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 15646174780 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 182750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 221250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 74667250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 456646799 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 5986714130 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 563750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 83479750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 624767551 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 8418931550 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 15646174780 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 177326500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12343963753 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 3540500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154954228993 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 167479059746 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1076373001 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 16024726896 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 17101099897 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 177326500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13420336754 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 3540500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 170978955889 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 184580159643 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.023438 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.090909 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.182399 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.178163 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.499514 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.042105 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.129632 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.221349 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.528547 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.465232 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.717040 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.724390 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.720075 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.934511 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.832281 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.882184 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.677331 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.651322 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.662378 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.023438 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.090909 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.182399 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.298610 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.499514 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.042105 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.129632 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.338483 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.528547 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.472499 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.023438 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.090909 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.182399 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.298610 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.499514 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.042105 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.129632 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.338483 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.528547 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.472499 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 60916.666667 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 55312.500000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 70640.728477 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 64425.851397 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 83173.066172 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 70468.750000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 76237.214612 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65577.166703 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 99978.998777 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 90698.630907 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10106.796031 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10106.467844 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10106.659681 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10048.239370 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10067.179595 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10057.385586 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 62674.403504 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 62455.935767 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 62550.894481 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 60916.666667 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 55312.500000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 70640.728477 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 63467.241001 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 83173.066172 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 70468.750000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 76237.214612 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 63941.004094 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 99978.998777 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 89244.033904 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 60916.666667 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 55312.500000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 70640.728477 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 63467.241001 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 83173.066172 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 70468.750000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 76237.214612 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 63941.004094 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 99978.998777 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 89244.033904 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.toL2Bus.trans_dist::ReadReq 1651156 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 1651155 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 769198 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 769198 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 213952 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 63434 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 23959 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 87393 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeFailReq 49 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeFailResp 49 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 23242 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 23242 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 760832 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 4337498 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 5098330 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 18164043 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 24784826 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 42948869 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 177697 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 784039 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 784039 100.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 784039 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 2614289788 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1150553389 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 2660791344 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.iobus.trans_dist::ReadReq 16322919 # Transaction distribution
system.iobus.trans_dist::ReadResp 16322919 # Transaction distribution
system.iobus.trans_dist::WriteReq 8084 # Transaction distribution
system.iobus.trans_dist::WriteResp 8084 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30946 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8838 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1032 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 740 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 2384374 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 32662006 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 40715 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 17676 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 2064 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 394 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 2392689 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 123503217 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 21715000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 4425000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 522000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 442000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 15138816000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.6 # Layer utilization (%)
system.iobus.respLayer0.occupancy 2376290000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.1 # Layer utilization (%)
system.iobus.respLayer1.occupancy 38179589169 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 1.5 # Layer utilization (%)
system.cpu0.branchPred.lookups 6443222 # Number of BP lookups
system.cpu0.branchPred.condPredicted 4514499 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 302125 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 3729781 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 2837348 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 76.072777 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 778118 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 15176 # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 6735842 # DTB read hits
system.cpu0.dtb.read_misses 20815 # DTB read misses
system.cpu0.dtb.write_hits 5107742 # DTB write hits
system.cpu0.dtb.write_misses 5078 # DTB write misses
system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 1734 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 367 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 192 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 640 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 6756657 # DTB read accesses
system.cpu0.dtb.write_accesses 5112820 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 11843584 # DTB hits
system.cpu0.dtb.misses 25893 # DTB misses
system.cpu0.dtb.accesses 11869477 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.inst_hits 11247992 # ITB inst hits
system.cpu0.itb.inst_misses 5846 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1213 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 2388 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 11253838 # ITB inst accesses
system.cpu0.itb.hits 11247992 # DTB hits
system.cpu0.itb.misses 5846 # DTB misses
system.cpu0.itb.accesses 11253838 # DTB accesses
system.cpu0.numCycles 70572029 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 4765934 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 34354024 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 6443222 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 3615466 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 61748976 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 827418 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 76155 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles 31280 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 103338 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 2296149 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 8939 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 11248771 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 69018 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 1645 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 69444480 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.597050 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 1.081482 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 50353589 72.51% 72.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 6606705 9.51% 82.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 2597434 3.74% 85.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 9886752 14.24% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 69444480 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.091300 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.486794 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 6420501 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 48533578 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 12241748 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 1929473 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 319180 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 871648 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 96104 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 34913571 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 1200749 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 319180 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 8404067 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 22318095 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 11023940 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 12127048 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 15252150 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 33557627 # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts 347095 # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents 4724247 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 2950612 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents 10590884 # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents 2755476 # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands 34851569 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 154470161 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 39932563 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 3839 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 30129647 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 4721913 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 454205 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 374005 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 4735093 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 6116299 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 5560853 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 585692 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 726458 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 32313533 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 795864 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 32787954 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 169648 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 3622039 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 7620869 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 145783 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 69444480 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.472146 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 0.871579 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 50308599 72.44% 72.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 9186806 13.23% 85.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 6613722 9.52% 95.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2968134 4.27% 99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 366793 0.53% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 426 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 69444480 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 2914015 33.72% 33.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 370 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 33.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 2945355 34.08% 67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 2781781 32.19% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 14545 0.04% 0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 20237485 61.72% 61.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 42714 0.13% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 680 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 7055748 21.52% 83.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 5436782 16.58% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 32787954 # Type of FU issued
system.cpu0.iq.rate 0.464603 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 8641521 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.263558 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 143819965 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 36733067 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 31072945 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 11591 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 4622 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 3838 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 41407644 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 7286 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 165926 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 774444 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 756 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 6361 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 333599 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 1087774 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 167955 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 319180 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 7637637 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 6671195 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 33211836 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 6116299 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 5560853 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 485055 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 10847 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 6650997 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 6361 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 101358 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 128388 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 229746 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 32419905 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 6900946 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 342549 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 102439 # number of nop insts executed
system.cpu0.iew.exec_refs 12280176 # number of memory reference insts executed
system.cpu0.iew.exec_branches 4698919 # Number of branches executed
system.cpu0.iew.exec_stores 5379230 # Number of stores executed
system.cpu0.iew.exec_rate 0.459387 # Inst execution rate
system.cpu0.iew.wb_sent 32226620 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 31076783 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 15728135 # num instructions producing a value
system.cpu0.iew.wb_consumers 27168028 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.440356 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.578921 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 3251168 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 650081 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 207596 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 68809072 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.427174 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.181510 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 54941660 79.85% 79.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 7926001 11.52% 91.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 2553754 3.71% 95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 1118993 1.63% 96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 777653 1.13% 97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 424728 0.62% 98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 260082 0.38% 98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 241415 0.35% 99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 564786 0.82% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 68809072 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 24063345 # Number of instructions committed
system.cpu0.commit.committedOps 29393425 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 10569108 # Number of memory references committed
system.cpu0.commit.loads 5341854 # Number of loads committed
system.cpu0.commit.membars 231843 # Number of memory barriers committed
system.cpu0.commit.branches 4350514 # Number of branches committed
system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 25739481 # Number of committed integer instructions.
system.cpu0.commit.function_calls 499600 # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu 18783880 63.91% 63.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult 39757 0.14% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc 680 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead 5341854 18.17% 82.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite 5227254 17.78% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total 29393425 # Class of committed instruction
system.cpu0.commit.bw_lim_events 564786 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 100015321 # The number of ROB reads
system.cpu0.rob.rob_writes 65887471 # The number of ROB writes
system.cpu0.timesIdled 89304 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 1127549 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 5145313600 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 23982603 # Number of Instructions Simulated
system.cpu0.committedOps 29312683 # Number of Ops (including micro ops) Simulated
system.cpu0.cpi 2.942634 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.942634 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.339832 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.339832 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 37149809 # number of integer regfile reads
system.cpu0.int_regfile_writes 18849024 # number of integer regfile writes
system.cpu0.fp_regfile_reads 3233 # number of floating regfile reads
system.cpu0.fp_regfile_writes 840 # number of floating regfile writes
system.cpu0.cc_regfile_reads 113743711 # number of cc regfile reads
system.cpu0.cc_regfile_writes 12811786 # number of cc regfile writes
system.cpu0.misc_regfile_reads 112044501 # number of misc regfile reads
system.cpu0.misc_regfile_writes 501943 # number of misc regfile writes
system.cpu0.toL2Bus.trans_dist::ReadReq 900890 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadResp 693810 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WriteReq 10816 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WriteResp 10816 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::Writeback 228377 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::HardPFReq 268020 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq 56323 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 24618 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp 62769 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 32 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 49 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq 133666 # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp 124628 # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 651345 # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 1224806 # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 16460 # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 46873 # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total 1939484 # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 20679616 # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 38657675 # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 27344 # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 81552 # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total 59446187 # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops 639427 # Total snoops (count)
system.cpu0.toL2Bus.snoop_fanout::samples 1524092 # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean 5.371625 # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev 0.483239 # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::5 957702 62.84% 62.84% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::6 566390 37.16% 100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total 1524092 # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy 762289909 # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.cpu0.toL2Bus.snoopLayer0.occupancy 71149999 # Layer occupancy (ticks)
system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy 488209636 # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy 613845688 # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.cpu0.toL2Bus.respLayer2.occupancy 9628741 # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu0.toL2Bus.respLayer3.occupancy 26509702 # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu0.icache.tags.replacements 321808 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.716294 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 10911549 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 322320 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 33.853155 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 6537059000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.716294 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999446 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999446 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 131 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 260 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 120 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 22813002 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 22813002 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 10911549 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 10911549 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 10911549 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 10911549 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 10911549 # number of overall hits
system.cpu0.icache.overall_hits::total 10911549 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 333786 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 333786 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 333786 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 333786 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 333786 # number of overall misses
system.cpu0.icache.overall_misses::total 333786 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 2863204339 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 2863204339 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 2863204339 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 2863204339 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 2863204339 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 2863204339 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 11245335 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 11245335 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 11245335 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 11245335 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 11245335 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 11245335 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.029682 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.029682 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.029682 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.029682 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.029682 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.029682 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 8577.964142 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 8577.964142 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 8577.964142 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 8577.964142 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 8577.964142 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 8577.964142 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 178990 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 306 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 22304 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 5 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 8.025018 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets 61.200000 # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 11454 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 11454 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 11454 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 11454 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 11454 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 11454 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 322332 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 322332 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 322332 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 322332 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 322332 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 322332 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 2310843125 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 2310843125 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 2310843125 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 2310843125 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 2310843125 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 2310843125 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 271667749 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 271667749 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 271667749 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 271667749 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.028664 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.028664 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.028664 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.028664 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.028664 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.028664 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 7169.139660 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 7169.139660 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 7169.139660 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 7169.139660 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 7169.139660 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 7169.139660 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_identified 3529022 # number of hwpf identified
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 247159 # number of hwpf that were already in mshr
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 2982180 # number of hwpf that were already in the cache
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 86515 # number of hwpf that were already in the prefetch queue
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 16169 # number of hwpf removed because MSHR allocated
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_issued 196999 # number of hwpf issued
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_span_page 262402 # number of hwpf spanning a virtual page
system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu0.l2cache.tags.replacements 165246 # number of replacements
system.cpu0.l2cache.tags.tagsinuse 15954.893231 # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs 747835 # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs 181374 # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs 4.123165 # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle 4999584000 # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks 4776.473696 # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 12.474561 # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 1.133588 # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 734.105729 # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data 1523.434218 # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 8907.271439 # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks 0.291533 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.000761 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.000069 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.044806 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.092983 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.543657 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total 0.973809 # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022 7357 # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1023 13 # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024 8758 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::0 33 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 96 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 1021 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 5218 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 989 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 3 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 6 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 4 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 470 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 1658 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 5972 # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 621 # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.449036 # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000793 # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.534546 # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses 15532089 # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses 15532089 # Number of data accesses
system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 20030 # number of ReadReq hits
system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 6663 # number of ReadReq hits
system.cpu0.l2cache.ReadReq_hits::cpu0.inst 314349 # number of ReadReq hits
system.cpu0.l2cache.ReadReq_hits::cpu0.data 163060 # number of ReadReq hits
system.cpu0.l2cache.ReadReq_hits::total 504102 # number of ReadReq hits
system.cpu0.l2cache.Writeback_hits::writebacks 228376 # number of Writeback hits
system.cpu0.l2cache.Writeback_hits::total 228376 # number of Writeback hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 6687 # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total 6687 # number of UpgradeReq hits
system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 642 # number of SCUpgradeReq hits
system.cpu0.l2cache.SCUpgradeReq_hits::total 642 # number of SCUpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data 95716 # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total 95716 # number of ReadExReq hits
system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 20030 # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.itb.walker 6663 # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.inst 314349 # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data 258776 # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total 599818 # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 20030 # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.itb.walker 6663 # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.inst 314349 # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data 258776 # number of overall hits
system.cpu0.l2cache.overall_hits::total 599818 # number of overall hits
system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 358 # number of ReadReq misses
system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 173 # number of ReadReq misses
system.cpu0.l2cache.ReadReq_misses::cpu0.inst 7928 # number of ReadReq misses
system.cpu0.l2cache.ReadReq_misses::cpu0.data 50645 # number of ReadReq misses
system.cpu0.l2cache.ReadReq_misses::total 59104 # number of ReadReq misses
system.cpu0.l2cache.Writeback_misses::writebacks 1 # number of Writeback misses
system.cpu0.l2cache.Writeback_misses::total 1 # number of Writeback misses
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 19619 # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total 19619 # number of UpgradeReq misses
system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 10843 # number of SCUpgradeReq misses
system.cpu0.l2cache.SCUpgradeReq_misses::total 10843 # number of SCUpgradeReq misses
system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 2 # number of SCUpgradeFailReq misses
system.cpu0.l2cache.SCUpgradeFailReq_misses::total 2 # number of SCUpgradeFailReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data 23636 # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total 23636 # number of ReadExReq misses
system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 358 # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.itb.walker 173 # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.inst 7928 # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data 74281 # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total 82740 # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 358 # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.itb.walker 173 # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.inst 7928 # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data 74281 # number of overall misses
system.cpu0.l2cache.overall_misses::total 82740 # number of overall misses
system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 7810749 # number of ReadReq miss cycles
system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 3821249 # number of ReadReq miss cycles
system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 257932474 # number of ReadReq miss cycles
system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 1300025301 # number of ReadReq miss cycles
system.cpu0.l2cache.ReadReq_miss_latency::total 1569589773 # number of ReadReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 308952932 # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total 308952932 # number of UpgradeReq miss cycles
system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 211975648 # number of SCUpgradeReq miss cycles
system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 211975648 # number of SCUpgradeReq miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 651000 # number of SCUpgradeFailReq miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 651000 # number of SCUpgradeFailReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 895614551 # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 895614551 # number of ReadExReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 7810749 # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 3821249 # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst 257932474 # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data 2195639852 # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 2465204324 # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 7810749 # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 3821249 # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst 257932474 # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data 2195639852 # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 2465204324 # number of overall miss cycles
system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 20388 # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 6836 # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 322277 # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.ReadReq_accesses::cpu0.data 213705 # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.ReadReq_accesses::total 563206 # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.Writeback_accesses::writebacks 228377 # number of Writeback accesses(hits+misses)
system.cpu0.l2cache.Writeback_accesses::total 228377 # number of Writeback accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 26306 # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total 26306 # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 11485 # number of SCUpgradeReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeReq_accesses::total 11485 # number of SCUpgradeReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 2 # number of SCUpgradeFailReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeFailReq_accesses::total 2 # number of SCUpgradeFailReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 119352 # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total 119352 # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 20388 # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 6836 # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.inst 322277 # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data 333057 # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total 682558 # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 20388 # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 6836 # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst 322277 # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data 333057 # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total 682558 # number of overall (read+write) accesses
system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.017559 # miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.025307 # miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.024600 # miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.236986 # miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_miss_rate::total 0.104942 # miss rate for ReadReq accesses
system.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000004 # miss rate for Writeback accesses
system.cpu0.l2cache.Writeback_miss_rate::total 0.000004 # miss rate for Writeback accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.745799 # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.745799 # miss rate for UpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.944101 # miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.944101 # miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.198036 # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total 0.198036 # miss rate for ReadExReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.017559 # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.025307 # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.024600 # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.223028 # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total 0.121220 # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.017559 # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.025307 # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.024600 # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.223028 # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total 0.121220 # miss rate for overall accesses
system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 21817.734637 # average ReadReq miss latency
system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 22088.144509 # average ReadReq miss latency
system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 32534.368567 # average ReadReq miss latency
system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 25669.371132 # average ReadReq miss latency
system.cpu0.l2cache.ReadReq_avg_miss_latency::total 26556.405201 # average ReadReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 15747.639125 # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 15747.639125 # average UpgradeReq miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 19549.538689 # average SCUpgradeReq miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 19549.538689 # average SCUpgradeReq miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 325500 # average SCUpgradeFailReq miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 325500 # average SCUpgradeFailReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 37891.967803 # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 37891.967803 # average ReadExReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 21817.734637 # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 22088.144509 # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 32534.368567 # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 29558.566147 # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 29794.589364 # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 21817.734637 # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 22088.144509 # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 32534.368567 # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 29558.566147 # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 29794.589364 # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs 7107 # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs 273 # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 26.032967 # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.l2cache.fast_writes 0 # number of fast writes performed
system.cpu0.l2cache.cache_copies 0 # number of cache copies performed
system.cpu0.l2cache.writebacks::writebacks 105341 # number of writebacks
system.cpu0.l2cache.writebacks::total 105341 # number of writebacks
system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker 1 # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 1 # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 1954 # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 952 # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadReq_mshr_hits::total 2908 # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 913 # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total 913 # number of ReadExReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker 1 # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 1 # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 1954 # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.data 1865 # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total 3821 # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker 1 # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 1 # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 1954 # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.data 1865 # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total 3821 # number of overall MSHR hits
system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 357 # number of ReadReq MSHR misses
system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 172 # number of ReadReq MSHR misses
system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 5974 # number of ReadReq MSHR misses
system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 49693 # number of ReadReq MSHR misses
system.cpu0.l2cache.ReadReq_mshr_misses::total 56196 # number of ReadReq MSHR misses
system.cpu0.l2cache.Writeback_mshr_misses::writebacks 1 # number of Writeback MSHR misses
system.cpu0.l2cache.Writeback_mshr_misses::total 1 # number of Writeback MSHR misses
system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 196993 # number of HardPFReq MSHR misses
system.cpu0.l2cache.HardPFReq_mshr_misses::total 196993 # number of HardPFReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 19619 # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total 19619 # number of UpgradeReq MSHR misses
system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 10843 # number of SCUpgradeReq MSHR misses
system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 10843 # number of SCUpgradeReq MSHR misses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 2 # number of SCUpgradeFailReq MSHR misses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 2 # number of SCUpgradeFailReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 22723 # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total 22723 # number of ReadExReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 357 # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 172 # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 5974 # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data 72416 # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total 78919 # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 357 # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 172 # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 5974 # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data 72416 # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 196993 # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total 275912 # number of overall MSHR misses
system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 5226251 # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 2604249 # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 180571011 # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 937505841 # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 1125907352 # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 8176644028 # number of HardPFReq MSHR miss cycles
system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 8176644028 # number of HardPFReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 352932260 # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 352932260 # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 158150720 # number of SCUpgradeReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 158150720 # number of SCUpgradeReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 518000 # number of SCUpgradeFailReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 518000 # number of SCUpgradeFailReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 604135928 # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 604135928 # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 5226251 # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 2604249 # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 180571011 # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 1541641769 # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1730043280 # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 5226251 # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 2604249 # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 180571011 # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 1541641769 # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 8176644028 # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 9906687308 # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 243146000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 13865472761 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 14108618761 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 1262025986 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 1262025986 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 243146000 # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 15127498747 # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 15370644747 # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.017510 # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.025161 # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.018537 # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.232531 # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.099779 # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000004 # mshr miss rate for Writeback accesses
system.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000004 # mshr miss rate for Writeback accesses
system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.745799 # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.745799 # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.944101 # mshr miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.944101 # mshr miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.190386 # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.190386 # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.017510 # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.025161 # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.018537 # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.217428 # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total 0.115622 # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.017510 # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.025161 # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.018537 # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.217428 # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total 0.404232 # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 14639.358543 # average ReadReq mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 15140.982558 # average ReadReq mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 30226.148477 # average ReadReq mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 18865.953776 # average ReadReq mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 20035.364652 # average ReadReq mshr miss latency
system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 41507.282127 # average HardPFReq mshr miss latency
system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 41507.282127 # average HardPFReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17989.309343 # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17989.309343 # average UpgradeReq mshr miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 14585.513234 # average SCUpgradeReq mshr miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14585.513234 # average SCUpgradeReq mshr miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 259000 # average SCUpgradeFailReq mshr miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 259000 # average SCUpgradeFailReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 26586.979184 # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 26586.979184 # average ReadExReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 14639.358543 # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 15140.982558 # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 30226.148477 # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 21288.689917 # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 21921.758765 # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 14639.358543 # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 15140.982558 # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 30226.148477 # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 21288.689917 # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 41507.282127 # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 35905.242643 # average overall mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements 297776 # number of replacements
system.cpu0.dcache.tags.tagsinuse 472.735885 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 9026842 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 298288 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 30.262169 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 284699500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 472.735885 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.923312 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.923312 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 171 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 325 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 20884973 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 20884973 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 4735429 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 4735429 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3898152 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3898152 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 45417 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 45417 # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 135242 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 135242 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 133435 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 133435 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 8633581 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 8633581 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 8678998 # number of overall hits
system.cpu0.dcache.overall_hits::total 8678998 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 322548 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 322548 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 908505 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 908505 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 74956 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 74956 # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 10777 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 10777 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 11487 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 11487 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1231053 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1231053 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1306009 # number of overall misses
system.cpu0.dcache.overall_misses::total 1306009 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 3690700649 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3690700649 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 13101093488 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 13101093488 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 182297251 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 182297251 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 273170236 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 273170236 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 708000 # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total 708000 # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 16791794137 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 16791794137 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 16791794137 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 16791794137 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 5057977 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 5057977 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4806657 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4806657 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 120373 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 120373 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 146019 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 146019 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144922 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 144922 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 9864634 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 9864634 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 9985007 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 9985007 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063770 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.063770 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.189010 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.189010 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.622698 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.622698 # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.073805 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.073805 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.079263 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.079263 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.124795 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.124795 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.130797 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.130797 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11442.329976 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11442.329976 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 14420.496847 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14420.496847 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16915.398627 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16915.398627 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 23780.816227 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23780.816227 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13640.187821 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13640.187821 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 12857.334166 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12857.334166 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 95 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 1898059 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 12 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 100067 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 7.916667 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 18.967882 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 228377 # number of writebacks
system.cpu0.dcache.writebacks::total 228377 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 162400 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 162400 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 764106 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 764106 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 1174 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1174 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 926506 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 926506 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 926506 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 926506 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 160148 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 160148 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 144399 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 144399 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 44137 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 44137 # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 9603 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 9603 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 11487 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 11487 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 304547 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 304547 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 348684 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 348684 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 1658754828 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1658754828 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 2155336775 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2155336775 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 705733496 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 705733496 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 146716749 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 146716749 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 248972764 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 248972764 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 670000 # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 670000 # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 3814091603 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3814091603 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 4519825099 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 4519825099 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 14541509738 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 14541509738 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1345509995 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1345509995 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 15887019733 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 15887019733 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.031662 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.031662 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.030041 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.030041 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.366669 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.366669 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.065765 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.065765 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.079263 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.079263 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.030873 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.030873 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.034921 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.034921 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 10357.636861 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10357.636861 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14926.258319 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14926.258319 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 15989.611800 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15989.611800 # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15278.220244 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15278.220244 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 21674.306956 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21674.306956 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12523.819322 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12523.819322 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12962.525091 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12962.525091 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 9152424 # Number of BP lookups
system.cpu1.branchPred.condPredicted 6787583 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 422463 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 5824908 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 4287107 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 73.599566 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 928023 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 19411 # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 25102485 # DTB read hits
system.cpu1.dtb.read_misses 30131 # DTB read misses
system.cpu1.dtb.write_hits 6842228 # DTB write hits
system.cpu1.dtb.write_misses 6831 # DTB write misses
system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 1918 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 1185 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 216 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 721 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 25132616 # DTB read accesses
system.cpu1.dtb.write_accesses 6849059 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 31944713 # DTB hits
system.cpu1.dtb.misses 36962 # DTB misses
system.cpu1.dtb.accesses 31981675 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.inst_hits 16807994 # ITB inst hits
system.cpu1.itb.inst_misses 6151 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 1324 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 2317 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 16814145 # ITB inst accesses
system.cpu1.itb.hits 16807994 # DTB hits
system.cpu1.itb.misses 6151 # DTB misses
system.cpu1.itb.accesses 16814145 # DTB accesses
system.cpu1.numCycles 436928341 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 7782698 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 51596763 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 9152424 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 5215130 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 424941710 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 1120750 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 78139 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles 42302 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 114025 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 2394073 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 15193 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 16805493 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 110231 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 1848 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 435928515 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.141220 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 0.582447 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 407583971 93.50% 93.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 9418988 2.16% 95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 4633784 1.06% 96.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 14291772 3.28% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 435928515 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.020947 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.118090 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 9900364 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 404223223 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 17614980 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 3776395 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 413553 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 1053442 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 149008 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 53092008 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 1695759 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 413553 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 13042723 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 210396712 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 23472613 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 17904868 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 170698046 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 51368721 # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts 446510 # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents 60461955 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 44486739 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents 161543607 # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents 5691516 # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands 54461405 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 239791189 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 64663371 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 6318 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 48773612 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 5687793 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 755066 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 650305 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 9515083 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 9672416 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 7398818 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 540509 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 901013 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 49760651 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 1064041 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 65151517 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 226257 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 4310331 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 9274124 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 164398 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 435928515 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.149455 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 0.502708 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 391744994 89.86% 89.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 28933513 6.64% 96.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 10221564 2.34% 98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 4339119 1.00% 99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 689106 0.16% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 219 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 435928515 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 4423159 17.50% 17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 691 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 17781771 70.36% 87.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 3065221 12.13% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 14259 0.02% 0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 32355462 49.66% 49.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 60215 0.09% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 1702 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 49.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 25491374 39.13% 88.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 7228505 11.09% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 65151517 # Type of FU issued
system.cpu1.iq.rate 0.149113 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 25270842 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.387878 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 591706993 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 55136909 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 48344835 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 21655 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 8050 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 6779 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 90394215 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 13885 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 164856 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 923073 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 694 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 9989 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 405691 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 16016634 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 154537 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 413553 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 90101438 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 101307050 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 50914326 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 9672416 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 7398818 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 775912 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 15376 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 101229610 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 9989 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 133261 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 167875 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 301136 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 64660152 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 25297767 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 454579 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 89634 # number of nop insts executed
system.cpu1.iew.exec_refs 32444465 # number of memory reference insts executed
system.cpu1.iew.exec_branches 6847399 # Number of branches executed
system.cpu1.iew.exec_stores 7146698 # Number of stores executed
system.cpu1.iew.exec_rate 0.147988 # Inst execution rate
system.cpu1.iew.wb_sent 64445126 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 48351614 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 25812211 # num instructions producing a value
system.cpu1.iew.wb_consumers 39463324 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.110663 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.654081 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 3859606 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 899643 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 275641 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 435147565 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.106509 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 0.626853 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 413414233 95.01% 95.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 12938839 2.97% 97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 3517188 0.81% 98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 1361627 0.31% 99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 1314784 0.30% 99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 785099 0.18% 99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 557735 0.13% 99.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 306330 0.07% 99.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 951730 0.22% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 435147565 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 38848557 # Number of instructions committed
system.cpu1.commit.committedOps 46347287 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 15742470 # Number of memory references committed
system.cpu1.commit.loads 8749343 # Number of loads committed
system.cpu1.commit.membars 195410 # Number of memory barriers committed
system.cpu1.commit.branches 6420016 # Number of branches committed
system.cpu1.commit.fp_insts 6758 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 41063846 # Number of committed integer instructions.
system.cpu1.commit.function_calls 553629 # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu 30544997 65.90% 65.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult 58118 0.13% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc 1702 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead 8749343 18.88% 84.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite 6993127 15.09% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total 46347287 # Class of committed instruction
system.cpu1.commit.bw_lim_events 951730 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 483333475 # The number of ROB reads
system.cpu1.rob.rob_writes 101149089 # The number of ROB writes
system.cpu1.timesIdled 117660 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 999826 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 4778389305 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 38778918 # Number of Instructions Simulated
system.cpu1.committedOps 46277648 # Number of Ops (including micro ops) Simulated
system.cpu1.cpi 11.267162 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 11.267162 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.088753 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.088753 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 76052012 # number of integer regfile reads
system.cpu1.int_regfile_writes 30999334 # number of integer regfile writes
system.cpu1.fp_regfile_reads 5023 # number of floating regfile reads
system.cpu1.fp_regfile_writes 2260 # number of floating regfile writes
system.cpu1.cc_regfile_reads 220747200 # number of cc regfile reads
system.cpu1.cc_regfile_writes 19380007 # number of cc regfile writes
system.cpu1.misc_regfile_reads 519889697 # number of misc regfile reads
system.cpu1.misc_regfile_writes 723831 # number of misc regfile writes
system.cpu1.toL2Bus.trans_dist::ReadReq 2172389 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadResp 1977860 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WriteReq 758382 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WriteResp 758382 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::Writeback 290106 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::HardPFReq 274324 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq 56101 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 25225 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp 54306 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 19 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 49 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq 157043 # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp 149501 # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1094031 # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 4942031 # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 17483 # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 65557 # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total 6119102 # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 34999952 # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 51368490 # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 29544 # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 119816 # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total 86517802 # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops 597240 # Total snoops (count)
system.cpu1.toL2Bus.snoop_fanout::samples 1872325 # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean 5.291637 # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev 0.454516 # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::5 1326285 70.84% 70.84% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::6 546040 29.16% 100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total 1872325 # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy 2993294877 # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu1.toL2Bus.snoopLayer0.occupancy 46728999 # Layer occupancy (ticks)
system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy 821422427 # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy 2122306221 # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.cpu1.toL2Bus.respLayer2.occupancy 10104485 # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu1.toL2Bus.respLayer3.occupancy 36085284 # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu1.icache.tags.replacements 546512 # number of replacements
system.cpu1.icache.tags.tagsinuse 498.931613 # Cycle average of tags in use
system.cpu1.icache.tags.total_refs 16242826 # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs 547024 # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs 29.693077 # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle 73724433000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst 498.931613 # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst 0.974476 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total 0.974476 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses 34157735 # Number of tag accesses
system.cpu1.icache.tags.data_accesses 34157735 # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst 16242826 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 16242826 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 16242826 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 16242826 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 16242826 # number of overall hits
system.cpu1.icache.overall_hits::total 16242826 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 562520 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 562520 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 562520 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 562520 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 562520 # number of overall misses
system.cpu1.icache.overall_misses::total 562520 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4745618430 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 4745618430 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 4745618430 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 4745618430 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 4745618430 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 4745618430 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 16805346 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 16805346 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 16805346 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 16805346 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 16805346 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 16805346 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.033473 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.033473 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.033473 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.033473 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.033473 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.033473 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 8436.355027 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 8436.355027 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 8436.355027 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 8436.355027 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 8436.355027 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 8436.355027 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 306365 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 1 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 40679 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 7.531281 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets 1 # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 15477 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 15477 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 15477 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 15477 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 15477 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 15477 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 547043 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 547043 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 547043 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 547043 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 547043 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 547043 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3841218666 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 3841218666 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3841218666 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 3841218666 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3841218666 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 3841218666 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 5375499 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 5375499 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 5375499 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 5375499 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.032552 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.032552 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.032552 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.032552 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.032552 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.032552 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 7021.785611 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 7021.785611 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 7021.785611 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 7021.785611 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 7021.785611 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 7021.785611 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_identified 5064887 # number of hwpf identified
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 196421 # number of hwpf that were already in mshr
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 4608715 # number of hwpf that were already in the cache
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 49903 # number of hwpf that were already in the prefetch queue
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 8275 # number of hwpf removed because MSHR allocated
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_issued 201573 # number of hwpf issued
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_span_page 431249 # number of hwpf spanning a virtual page
system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu1.l2cache.tags.replacements 190012 # number of replacements
system.cpu1.l2cache.tags.tagsinuse 15761.494789 # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs 1049012 # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs 205401 # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs 5.107142 # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle 2533064784000 # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks 4779.201022 # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 14.066276 # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 2.030051 # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 839.580286 # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data 2141.602652 # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 7985.014503 # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks 0.291699 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.000859 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.000124 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.051244 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.130713 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.487367 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total 0.962005 # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022 8393 # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1023 8 # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024 6988 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 2144 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 2546 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 3703 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 4 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 2 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 2618 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 1697 # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 2673 # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.512268 # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.000488 # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.426514 # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses 21490349 # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses 21490349 # Number of data accesses
system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 29593 # number of ReadReq hits
system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 7243 # number of ReadReq hits
system.cpu1.l2cache.ReadReq_hits::cpu1.inst 535438 # number of ReadReq hits
system.cpu1.l2cache.ReadReq_hits::cpu1.data 196668 # number of ReadReq hits
system.cpu1.l2cache.ReadReq_hits::total 768942 # number of ReadReq hits
system.cpu1.l2cache.Writeback_hits::writebacks 290105 # number of Writeback hits
system.cpu1.l2cache.Writeback_hits::total 290105 # number of Writeback hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 2163 # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total 2163 # number of UpgradeReq hits
system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 1236 # number of SCUpgradeReq hits
system.cpu1.l2cache.SCUpgradeReq_hits::total 1236 # number of SCUpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data 122721 # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total 122721 # number of ReadExReq hits
system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 29593 # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.itb.walker 7243 # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.inst 535438 # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data 319389 # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total 891663 # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 29593 # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.itb.walker 7243 # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.inst 535438 # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data 319389 # number of overall hits
system.cpu1.l2cache.overall_hits::total 891663 # number of overall hits
system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 361 # number of ReadReq misses
system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 143 # number of ReadReq misses
system.cpu1.l2cache.ReadReq_misses::cpu1.inst 11420 # number of ReadReq misses
system.cpu1.l2cache.ReadReq_misses::cpu1.data 60562 # number of ReadReq misses
system.cpu1.l2cache.ReadReq_misses::total 72486 # number of ReadReq misses
system.cpu1.l2cache.Writeback_misses::writebacks 1 # number of Writeback misses
system.cpu1.l2cache.Writeback_misses::total 1 # number of Writeback misses
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 20521 # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total 20521 # number of UpgradeReq misses
system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 13163 # number of SCUpgradeReq misses
system.cpu1.l2cache.SCUpgradeReq_misses::total 13163 # number of SCUpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data 25394 # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total 25394 # number of ReadExReq misses
system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 361 # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.itb.walker 143 # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.inst 11420 # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data 85956 # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total 97880 # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 361 # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.itb.walker 143 # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.inst 11420 # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data 85956 # number of overall misses
system.cpu1.l2cache.overall_misses::total 97880 # number of overall misses
system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 8348750 # number of ReadReq miss cycles
system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 3077500 # number of ReadReq miss cycles
system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 344518477 # number of ReadReq miss cycles
system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 1610493915 # number of ReadReq miss cycles
system.cpu1.l2cache.ReadReq_miss_latency::total 1966438642 # number of ReadReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 355504452 # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total 355504452 # number of UpgradeReq miss cycles
system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 267510078 # number of SCUpgradeReq miss cycles
system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 267510078 # number of SCUpgradeReq miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 1281000 # number of SCUpgradeFailReq miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 1281000 # number of SCUpgradeFailReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 1148633604 # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 1148633604 # number of ReadExReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 8348750 # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 3077500 # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst 344518477 # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data 2759127519 # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 3115072246 # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 8348750 # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 3077500 # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst 344518477 # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data 2759127519 # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 3115072246 # number of overall miss cycles
system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 29954 # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 7386 # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 546858 # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.ReadReq_accesses::cpu1.data 257230 # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.ReadReq_accesses::total 841428 # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.Writeback_accesses::writebacks 290106 # number of Writeback accesses(hits+misses)
system.cpu1.l2cache.Writeback_accesses::total 290106 # number of Writeback accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 22684 # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total 22684 # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 14399 # number of SCUpgradeReq accesses(hits+misses)
system.cpu1.l2cache.SCUpgradeReq_accesses::total 14399 # number of SCUpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 148115 # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total 148115 # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 29954 # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 7386 # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.inst 546858 # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data 405345 # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total 989543 # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 29954 # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 7386 # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst 546858 # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data 405345 # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total 989543 # number of overall (read+write) accesses
system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.012052 # miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.019361 # miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.020883 # miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.235439 # miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_miss_rate::total 0.086146 # miss rate for ReadReq accesses
system.cpu1.l2cache.Writeback_miss_rate::writebacks 0.000003 # miss rate for Writeback accesses
system.cpu1.l2cache.Writeback_miss_rate::total 0.000003 # miss rate for Writeback accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.904646 # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.904646 # miss rate for UpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.914161 # miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.914161 # miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.171448 # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total 0.171448 # miss rate for ReadExReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.012052 # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.019361 # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.020883 # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.212056 # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total 0.098914 # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.012052 # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.019361 # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.020883 # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.212056 # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total 0.098914 # miss rate for overall accesses
system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 23126.731302 # average ReadReq miss latency
system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 21520.979021 # average ReadReq miss latency
system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 30167.992732 # average ReadReq miss latency
system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 26592.482332 # average ReadReq miss latency
system.cpu1.l2cache.ReadReq_avg_miss_latency::total 27128.530227 # average ReadReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 17323.934116 # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 17323.934116 # average UpgradeReq miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20322.880650 # average SCUpgradeReq miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20322.880650 # average SCUpgradeReq miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data inf # average SCUpgradeFailReq miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total inf # average SCUpgradeFailReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 45232.480271 # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 45232.480271 # average ReadExReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 23126.731302 # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 21520.979021 # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 30167.992732 # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 32099.301026 # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 31825.421394 # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 23126.731302 # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 21520.979021 # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 30167.992732 # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 32099.301026 # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 31825.421394 # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs 8171 # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs 441 # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 18.528345 # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.l2cache.fast_writes 0 # number of fast writes performed
system.cpu1.l2cache.cache_copies 0 # number of cache copies performed
system.cpu1.l2cache.writebacks::writebacks 108610 # number of writebacks
system.cpu1.l2cache.writebacks::total 108610 # number of writebacks
system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker 1 # number of ReadReq MSHR hits
system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 2944 # number of ReadReq MSHR hits
system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 155 # number of ReadReq MSHR hits
system.cpu1.l2cache.ReadReq_mshr_hits::total 3100 # number of ReadReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 1588 # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total 1588 # number of ReadExReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker 1 # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 2944 # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.data 1743 # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total 4688 # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker 1 # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 2944 # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.data 1743 # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total 4688 # number of overall MSHR hits
system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 360 # number of ReadReq MSHR misses
system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 143 # number of ReadReq MSHR misses
system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 8476 # number of ReadReq MSHR misses
system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 60407 # number of ReadReq MSHR misses
system.cpu1.l2cache.ReadReq_mshr_misses::total 69386 # number of ReadReq MSHR misses
system.cpu1.l2cache.Writeback_mshr_misses::writebacks 1 # number of Writeback MSHR misses
system.cpu1.l2cache.Writeback_mshr_misses::total 1 # number of Writeback MSHR misses
system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 201557 # number of HardPFReq MSHR misses
system.cpu1.l2cache.HardPFReq_mshr_misses::total 201557 # number of HardPFReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 20521 # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total 20521 # number of UpgradeReq MSHR misses
system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 13163 # number of SCUpgradeReq MSHR misses
system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 13163 # number of SCUpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 23806 # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total 23806 # number of ReadExReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 360 # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 143 # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 8476 # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data 84213 # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total 93192 # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 360 # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 143 # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 8476 # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data 84213 # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 201557 # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total 294749 # number of overall MSHR misses
system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 5812250 # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 2076500 # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 233530753 # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 1183485205 # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 1424904708 # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 10818711595 # number of HardPFReq MSHR miss cycles
system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 10818711595 # number of HardPFReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 343673223 # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 343673223 # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 188113563 # number of SCUpgradeReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 188113563 # number of SCUpgradeReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 1071000 # number of SCUpgradeFailReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1071000 # number of SCUpgradeFailReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 694199615 # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 694199615 # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 5812250 # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 2076500 # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 233530753 # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 1877684820 # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 2119104323 # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 5812250 # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 2076500 # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 233530753 # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 1877684820 # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 10818711595 # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 12937815918 # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 4830750 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 174824022755 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 174828853505 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 29482934435 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 29482934435 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 4830750 # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 204306957190 # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 204311787940 # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.012018 # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.019361 # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.015499 # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.234837 # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.082462 # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.Writeback_mshr_miss_rate::writebacks 0.000003 # mshr miss rate for Writeback accesses
system.cpu1.l2cache.Writeback_mshr_miss_rate::total 0.000003 # mshr miss rate for Writeback accesses
system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.904646 # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.904646 # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.914161 # mshr miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.914161 # mshr miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.160726 # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.160726 # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.012018 # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.019361 # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.015499 # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.207756 # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total 0.094177 # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.012018 # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.019361 # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.015499 # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.207756 # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total 0.297864 # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 16145.138889 # average ReadReq mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14520.979021 # average ReadReq mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 27552.000118 # average ReadReq mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 19591.855331 # average ReadReq mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 20535.910818 # average ReadReq mshr miss latency
system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 53675.692707 # average HardPFReq mshr miss latency
system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 53675.692707 # average HardPFReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 16747.391599 # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16747.391599 # average UpgradeReq mshr miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14291.085847 # average SCUpgradeReq mshr miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14291.085847 # average SCUpgradeReq mshr miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data inf # average SCUpgradeFailReq mshr miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total inf # average SCUpgradeFailReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 29160.699614 # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29160.699614 # average ReadExReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 16145.138889 # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14520.979021 # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 27552.000118 # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 22296.852267 # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 22739.122704 # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 16145.138889 # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14520.979021 # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 27552.000118 # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 22296.852267 # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 53675.692707 # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 43894.350508 # average overall mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements 381157 # number of replacements
system.cpu1.dcache.tags.tagsinuse 482.358158 # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs 12336025 # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs 381566 # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs 32.329990 # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle 70967583500 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data 482.358158 # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data 0.942106 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total 0.942106 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024 409 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2 409 # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024 0.798828 # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses 27772556 # Number of tag accesses
system.cpu1.dcache.tags.data_accesses 27772556 # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data 7207091 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 7207091 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 4859664 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 4859664 # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data 24710 # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total 24710 # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 94182 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 94182 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 93506 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 93506 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 12066755 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 12066755 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 12091465 # number of overall hits
system.cpu1.dcache.overall_hits::total 12091465 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 361330 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 361330 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 966559 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 966559 # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data 47195 # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total 47195 # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14954 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 14954 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 14399 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 14399 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 1327889 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 1327889 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 1375084 # number of overall misses
system.cpu1.dcache.overall_misses::total 1375084 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4284258220 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 4284258220 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 15637986446 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 15637986446 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 254935748 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 254935748 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 331661328 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 331661328 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 1371000 # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total 1371000 # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 19922244666 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19922244666 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 19922244666 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19922244666 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 7568421 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 7568421 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 5826223 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 5826223 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 71905 # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total 71905 # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 109136 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 109136 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 107905 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 107905 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 13394644 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 13394644 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 13466549 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 13466549 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.047742 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.047742 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.165898 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.165898 # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.656352 # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total 0.656352 # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.137022 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.137022 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.133441 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.133441 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.099136 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.099136 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.102111 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.102111 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11856.912573 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11856.912573 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16179.029367 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16179.029367 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 17047.997058 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17047.997058 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23033.636225 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23033.636225 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15002.944272 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15002.944272 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14488.020125 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 14488.020125 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 5063 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 2164841 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 227 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 93890 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 22.303965 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 23.057205 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 290106 # number of writebacks
system.cpu1.dcache.writebacks::total 290106 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 147611 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 147611 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 796581 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 796581 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1422 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1422 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 944192 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 944192 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 944192 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 944192 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 213719 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 213719 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 169978 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 169978 # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 30150 # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total 30150 # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 13532 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 13532 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 14399 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 14399 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 383697 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 383697 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 413847 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 413847 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2234589083 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2234589083 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2566083982 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2566083982 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 631981244 # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 631981244 # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 208947501 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 208947501 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 301752672 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 301752672 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1311000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1311000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4800673065 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 4800673065 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 5432654309 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5432654309 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 183654680990 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 183654680990 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 50890148887 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 50890148887 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 234544829877 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 234544829877 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.028238 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.028238 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.029175 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.029175 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.419303 # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.419303 # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.123992 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.123992 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.133441 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.133441 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.028646 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.028646 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.030731 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.030731 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10455.734319 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10455.734319 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15096.565332 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15096.565332 # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20961.235290 # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20961.235290 # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 15440.991797 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15440.991797 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 20956.501979 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20956.501979 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12511.625228 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12511.625228 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13127.204762 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13127.204762 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.tags.replacements 0 # number of replacements
system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses 0 # Number of tag accesses
system.iocache.tags.data_accesses 0 # Number of data accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1735774629169 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1735774629169 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1735774629169 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1735774629169 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 42920 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 50586 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|