blob: 5f98a27d9083ab52bc58930d84bf54bc112df823 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.602779 # Number of seconds simulated
sim_ticks 2602778916500 # Number of ticks simulated
final_tick 2602778916500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 24161 # Simulator instruction rate (inst/s)
host_op_rate 31106 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 1001764915 # Simulator tick rate (ticks/s)
host_mem_usage 444424 # Number of bytes of host memory used
host_seconds 2598.19 # Real time elapsed on the host
sim_insts 62774383 # Number of instructions simulated
sim_ops 80820330 # Number of ops (including micro ops) simulated
system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst 6 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst 148 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 172 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst 148 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 172 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst 148 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 172 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 896 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 395584 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 4382196 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 426624 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 5245232 # Number of bytes read from this memory
system.physmem.bytes_read::total 131562340 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 395584 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 426624 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 822208 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4273600 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory
system.physmem.bytes_written::total 7302736 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 14 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 6181 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 68544 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 6666 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 81983 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15302224 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 66775 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory
system.physmem.num_writes::total 824059 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 46531239 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 344 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 151985 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1683660 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 418 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.itb.walker 25 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 163911 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 2015243 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50546875 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 151985 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 163911 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 315896 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1641937 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 6531 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 1157277 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2805746 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1641937 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 46531239 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 344 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 151985 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 1690192 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 418 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.itb.walker 25 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 163911 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 3172520 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53352621 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15302224 # Total number of read requests seen
system.physmem.writeReqs 824059 # Total number of write requests seen
system.physmem.cpureqs 244149 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 979342336 # Total number of bytes read from memory
system.physmem.bytesWritten 52739776 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 131562340 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 7302736 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 337 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 14071 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 956809 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 956626 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 956229 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 956838 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 956744 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 956129 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 956236 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 956861 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 956721 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 955985 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 956063 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 956435 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 956372 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 955730 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 955657 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 956452 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 51554 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 51377 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 51154 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 51697 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 51535 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 50985 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 51049 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 51663 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 52119 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 51405 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 51482 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 51861 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 51782 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 51276 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 51190 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 51930 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 32645 # Number of times wr buffer was full causing retry
system.physmem.totGap 2602777722500 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 105 # Categorize read packet sizes
system.physmem.readPktSize::3 15138816 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 163303 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # Categorize write packet sizes
system.physmem.writePktSize::1 0 # Categorize write packet sizes
system.physmem.writePktSize::2 757284 # Categorize write packet sizes
system.physmem.writePktSize::3 0 # Categorize write packet sizes
system.physmem.writePktSize::4 0 # Categorize write packet sizes
system.physmem.writePktSize::5 0 # Categorize write packet sizes
system.physmem.writePktSize::6 66775 # Categorize write packet sizes
system.physmem.rdQLenPdf::0 1059619 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 995756 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 964447 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 3596573 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2710922 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2723432 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2682017 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 62131 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 60256 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 110205 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 159682 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 109728 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 17046 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 16811 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 20151 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 12933 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 148 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 19 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 5 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 2902 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 2959 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 2995 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 3034 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 3062 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 3088 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 3119 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 3148 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 3171 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 35829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 35829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 35829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 35829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 35829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 35829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 35828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 32927 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 32870 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 32834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 32795 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 32767 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 32741 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 32710 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 32681 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 32658 # What write queue length does an incoming req see
system.physmem.totQLat 398163291750 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 491955679250 # Sum of mem lat for all requests
system.physmem.totBusLat 76509435000 # Total cycles spent in databus access
system.physmem.totBankLat 17282952500 # Total cycles spent in bank access
system.physmem.avgQLat 26020.54 # Average queueing delay per request
system.physmem.avgBankLat 1129.47 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 32150.00 # Average memory access latency
system.physmem.avgRdBW 376.27 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 20.26 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 50.55 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 2.81 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 3.10 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.19 # Average read queue length over time
system.physmem.avgWrQLen 12.56 # Average write queue length over time
system.physmem.readRowHits 15222567 # Number of row buffer hits during reads
system.physmem.writeRowHits 800487 # Number of row buffer hits during writes
system.physmem.readRowHitRate 99.48 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 97.14 # Row buffer hit rate for writes
system.physmem.avgGap 161399.73 # Average gap between requests
system.l2c.replacements 73011 # number of replacements
system.l2c.tagsinuse 53067.424425 # Cycle average of tags in use
system.l2c.total_refs 1872250 # Total number of references to valid blocks.
system.l2c.sampled_refs 138181 # Sample count of references to valid blocks.
system.l2c.avg_refs 13.549258 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 37745.757624 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 5.485079 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.000341 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 4193.697813 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 2948.995369 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.dtb.walker 14.004673 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.itb.walker 0.955179 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 4039.578813 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 4118.949534 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.575955 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000084 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.063991 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.044998 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.dtb.walker 0.000214 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.itb.walker 0.000015 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.061639 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.062850 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.809745 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 23032 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 4492 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 392957 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 165711 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 32830 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 5777 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 607042 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 201661 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1433502 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 582954 # number of Writeback hits
system.l2c.Writeback_hits::total 582954 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 1024 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 725 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 1749 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 207 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 160 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 367 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 47437 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 59291 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 106728 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 23032 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 4492 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 392957 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 213148 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 32830 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 5777 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 607042 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 260952 # number of demand (read+write) hits
system.l2c.demand_hits::total 1540230 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 23032 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 4492 # number of overall hits
system.l2c.overall_hits::cpu0.inst 392957 # number of overall hits
system.l2c.overall_hits::cpu0.data 213148 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 32830 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 5777 # number of overall hits
system.l2c.overall_hits::cpu1.inst 607042 # number of overall hits
system.l2c.overall_hits::cpu1.data 260952 # number of overall hits
system.l2c.overall_hits::total 1540230 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 14 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 6061 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 6334 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 6630 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 6368 # number of ReadReq misses
system.l2c.ReadReq_misses::total 25427 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 5641 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 4355 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 9996 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 765 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 590 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1355 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 63626 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 76877 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 140503 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 14 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 6061 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 69960 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 6630 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 83245 # number of demand (read+write) misses
system.l2c.demand_misses::total 165930 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 14 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu0.inst 6061 # number of overall misses
system.l2c.overall_misses::cpu0.data 69960 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu1.inst 6630 # number of overall misses
system.l2c.overall_misses::cpu1.data 83245 # number of overall misses
system.l2c.overall_misses::total 165930 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 934000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 118000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 341015500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 362076499 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1414500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 68500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 395474000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 399545499 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1500646498 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 8933491 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 12111000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 21044491 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 544500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 3029499 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 3573999 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 3156158498 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 4120290994 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7276449492 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 934000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 118000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 341015500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 3518234997 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 1414500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 68500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 395474000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 4519836493 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 8777095990 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 934000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 118000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 341015500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 3518234997 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 1414500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 68500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 395474000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 4519836493 # number of overall miss cycles
system.l2c.overall_miss_latency::total 8777095990 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 23046 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 4494 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 399018 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 172045 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 32847 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 5778 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 613672 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 208029 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1458929 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 582954 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 582954 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 6665 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 5080 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 11745 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 972 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 750 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 1722 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 111063 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 136168 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247231 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 23046 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 4494 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 399018 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 283108 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 32847 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 5778 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 613672 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 344197 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1706160 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 23046 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 4494 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 399018 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 283108 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 32847 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 5778 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 613672 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 344197 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1706160 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000607 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000445 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.015190 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.036816 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000518 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000173 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.010804 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.030611 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.017429 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.846362 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.857283 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.851086 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.787037 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.786667 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.786876 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.572882 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.564575 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.568307 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000607 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000445 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.015190 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.247114 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000518 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.000173 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.010804 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.241853 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.097253 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000607 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000445 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.015190 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.247114 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000518 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.000173 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.010804 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.241853 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.097253 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 66714.285714 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 59000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 56263.900346 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 57163.956268 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 83205.882353 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 68500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 59649.170437 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 62742.697707 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 59017.835293 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1583.671512 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2780.941447 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 2105.291216 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 711.764706 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5134.744068 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 2637.637638 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49604.854902 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 53595.886858 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 51788.570294 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 66714.285714 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 56263.900346 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 50289.236664 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 83205.882353 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 68500 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 59649.170437 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 54295.591243 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52896.377930 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 66714.285714 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 56263.900346 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 50289.236664 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 83205.882353 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 68500 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 59649.170437 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 54295.591243 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52896.377930 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 66775 # number of writebacks
system.l2c.writebacks::total 66775 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 5 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 37 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 26 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 75 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 5 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 37 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 26 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 5 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 37 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 26 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 75 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 14 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 6056 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 6297 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 6623 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 6342 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 25352 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 5641 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 4355 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 9996 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 765 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 590 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1355 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 63626 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 76877 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 140503 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 14 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 6056 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 69923 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 6623 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 83219 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 165855 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 14 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 6056 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 69923 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 6623 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 83219 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 165855 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 760014 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93251 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 265447152 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 281377954 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1202016 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 56251 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 312696352 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 319251979 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1180884969 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 56679510 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 44248783 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 100928293 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7679249 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5912584 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 13591833 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2367645075 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3158595985 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5526241060 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 760014 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93251 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 265447152 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 2649023029 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1202016 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 56251 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 312696352 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 3477847964 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 6707126029 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 760014 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93251 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 265447152 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 2649023029 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1202016 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 56251 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 312696352 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 3477847964 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 6707126029 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5286835 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12335434047 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1838032 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154945975242 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 167288534156 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1114449737 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 25984901303 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 27099351040 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5286835 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13449883784 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1838032 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 180930876545 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 194387885196 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000607 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015177 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036601 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000518 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000173 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030486 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.017377 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.846362 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.857283 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.851086 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.787037 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.786667 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.786876 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.572882 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.564575 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.568307 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000607 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015177 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.246983 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000518 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000173 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.241777 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.097210 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000607 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015177 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.246983 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000518 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000173 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.241777 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.097210 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 54286.714286 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 43832.092470 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 44684.445609 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 70706.823529 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 56251 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 47213.702552 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 50339.321823 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 46579.558575 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10047.776990 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10160.455339 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10096.868047 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10038.233987 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10021.328814 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10030.873063 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 37211.911404 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 41086.358534 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 39331.836758 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 54286.714286 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 43832.092470 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37884.859474 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 70706.823529 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 56251 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 47213.702552 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 41791.513525 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40439.697501 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 54286.714286 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 43832.092470 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37884.859474 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 70706.823529 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 56251 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 47213.702552 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 41791.513525 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40439.697501 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.branchPred.lookups 6065134 # Number of BP lookups
system.cpu0.branchPred.condPredicted 4623218 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 295247 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 3783915 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 2943990 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 77.802752 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 682666 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 28697 # Number of incorrect RAS predictions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 8964880 # DTB read hits
system.cpu0.dtb.read_misses 29505 # DTB read misses
system.cpu0.dtb.write_hits 5211507 # DTB write hits
system.cpu0.dtb.write_misses 5768 # DTB write misses
system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 1820 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 1111 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 256 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 587 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 8994385 # DTB read accesses
system.cpu0.dtb.write_accesses 5217275 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 14176387 # DTB hits
system.cpu0.dtb.misses 35273 # DTB misses
system.cpu0.dtb.accesses 14211660 # DTB accesses
system.cpu0.itb.inst_hits 4271941 # ITB inst hits
system.cpu0.itb.inst_misses 5082 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1340 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 1395 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 4277023 # ITB inst accesses
system.cpu0.itb.hits 4271941 # DTB hits
system.cpu0.itb.misses 5082 # DTB misses
system.cpu0.itb.accesses 4277023 # DTB accesses
system.cpu0.numCycles 68310391 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 11985780 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 32442629 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 6065134 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 3626656 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 7605462 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1460769 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 62659 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.BlockedCycles 21080761 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 5794 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 46842 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 87230 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 220 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 4270468 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 157226 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 2109 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 41924364 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.999512 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.380874 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 34326103 81.88% 81.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 570380 1.36% 83.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 823787 1.96% 85.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 686899 1.64% 86.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 778226 1.86% 88.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 563231 1.34% 90.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 676382 1.61% 91.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 356953 0.85% 92.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 3142403 7.50% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 41924364 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.088788 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.474930 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 12503811 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 21012915 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 6898585 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 522974 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 986079 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 948336 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 64663 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 40543036 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 211520 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 986079 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 13078116 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 5721380 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 13152385 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 6797650 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 2188754 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 39433741 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 1845 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 443177 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 1244404 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.FullRegisterEvents 41 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 39808870 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 178177695 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 178143549 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 34146 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 31430562 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 8378307 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 419823 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 376669 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 5441918 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 7757618 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 5774212 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1139116 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 1209168 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 37348543 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 904610 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 37701629 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 81879 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 6330369 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 13296779 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 257143 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 41924364 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.899277 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.510411 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 26590532 63.43% 63.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 5818938 13.88% 77.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3210799 7.66% 84.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2498063 5.96% 90.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 2114705 5.04% 95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 942628 2.25% 98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 502674 1.20% 99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 189300 0.45% 99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 56725 0.14% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 41924364 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 26752 2.49% 2.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 460 0.04% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 840001 78.12% 80.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 208012 19.35% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 52214 0.14% 0.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 22644819 60.06% 60.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 48004 0.13% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 9 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 6 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 680 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 9425277 25.00% 85.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 5530613 14.67% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 37701629 # Type of FU issued
system.cpu0.iq.rate 0.551916 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 1075225 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.028519 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 118511451 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 44591434 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 34839098 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 8242 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 4622 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 3868 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 38720352 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 4288 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 316630 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1380313 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 2666 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 13062 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 544614 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 2149563 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 5584 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 986079 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 4106132 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 100687 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 38371433 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 85430 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 7757618 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 5774212 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 577195 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 40897 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 3001 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 13062 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 150158 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 117749 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 267907 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 37323557 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 9281925 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 378072 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 118280 # number of nop insts executed
system.cpu0.iew.exec_refs 14765828 # number of memory reference insts executed
system.cpu0.iew.exec_branches 4915455 # Number of branches executed
system.cpu0.iew.exec_stores 5483903 # Number of stores executed
system.cpu0.iew.exec_rate 0.546382 # Inst execution rate
system.cpu0.iew.wb_sent 37128467 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 34842966 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 18565053 # num instructions producing a value
system.cpu0.iew.wb_consumers 35706535 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.510068 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.519934 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 6140110 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 647467 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 231710 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 40938285 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.775989 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.737548 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 29080513 71.04% 71.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 5796475 14.16% 85.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 1964427 4.80% 89.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 998229 2.44% 92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 793584 1.94% 94.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 517255 1.26% 95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 395614 0.97% 96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 224138 0.55% 97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1168050 2.85% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 40938285 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 24057849 # Number of instructions committed
system.cpu0.commit.committedOps 31767677 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 11606903 # Number of memory references committed
system.cpu0.commit.loads 6377305 # Number of loads committed
system.cpu0.commit.membars 231785 # Number of memory barriers committed
system.cpu0.commit.branches 4305044 # Number of branches committed
system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 28078801 # Number of committed integer instructions.
system.cpu0.commit.function_calls 498475 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 1168050 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 76811981 # The number of ROB reads
system.cpu0.rob.rob_writes 76803371 # The number of ROB writes
system.cpu0.timesIdled 362519 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 26386027 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 5137205074 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 23977107 # Number of Instructions Simulated
system.cpu0.committedOps 31686935 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 23977107 # Number of Instructions Simulated
system.cpu0.cpi 2.848984 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.848984 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.351002 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.351002 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 174070948 # number of integer regfile reads
system.cpu0.int_regfile_writes 34592870 # number of integer regfile writes
system.cpu0.fp_regfile_reads 3226 # number of floating regfile reads
system.cpu0.fp_regfile_writes 898 # number of floating regfile writes
system.cpu0.misc_regfile_reads 13195358 # number of misc regfile reads
system.cpu0.misc_regfile_writes 457522 # number of misc regfile writes
system.cpu0.icache.replacements 399011 # number of replacements
system.cpu0.icache.tagsinuse 511.581015 # Cycle average of tags in use
system.cpu0.icache.total_refs 3839482 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 399523 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 9.610165 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 6567370000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 511.581015 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.999182 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.999182 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 3839482 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 3839482 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 3839482 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 3839482 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 3839482 # number of overall hits
system.cpu0.icache.overall_hits::total 3839482 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 430854 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 430854 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 430854 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 430854 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 430854 # number of overall misses
system.cpu0.icache.overall_misses::total 430854 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5887932497 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 5887932497 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 5887932497 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 5887932497 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 5887932497 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 5887932497 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 4270336 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 4270336 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 4270336 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 4270336 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 4270336 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 4270336 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100895 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.100895 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100895 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.100895 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100895 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.100895 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13665.725506 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13665.725506 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13665.725506 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13665.725506 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13665.725506 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13665.725506 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 2816 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 151 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.649007 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31313 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 31313 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 31313 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 31313 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 31313 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 31313 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 399541 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 399541 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 399541 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 399541 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 399541 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 399541 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4811758497 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4811758497 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4811758497 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4811758497 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4811758497 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4811758497 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7889500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7889500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7889500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 7889500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093562 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093562 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093562 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.093562 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093562 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.093562 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12043.215833 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12043.215833 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12043.215833 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12043.215833 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12043.215833 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12043.215833 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 274797 # number of replacements
system.cpu0.dcache.tagsinuse 481.556098 # Cycle average of tags in use
system.cpu0.dcache.total_refs 9422136 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 275309 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 34.223858 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 43505000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 481.556098 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.940539 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.940539 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 5871189 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 5871189 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3228929 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3228929 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139484 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 139484 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137178 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 137178 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 9100118 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 9100118 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 9100118 # number of overall hits
system.cpu0.dcache.overall_hits::total 9100118 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 393197 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 393197 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1579789 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1579789 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8860 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 8860 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7754 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 7754 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1972986 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1972986 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1972986 # number of overall misses
system.cpu0.dcache.overall_misses::total 1972986 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5458812500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5458812500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60787010865 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 60787010865 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88634000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 88634000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 50172500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 50172500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 66245823365 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 66245823365 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 66245823365 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 66245823365 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 6264386 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 6264386 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4808718 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4808718 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 148344 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 148344 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144932 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 144932 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 11073104 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 11073104 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 11073104 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 11073104 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.062767 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.062767 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.328526 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.328526 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059726 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059726 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.053501 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.053501 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.178178 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.178178 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.178178 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.178178 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13883.148905 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13883.148905 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38477.930195 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38477.930195 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10003.837472 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10003.837472 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6470.531339 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6470.531339 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33576.428502 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33576.428502 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33576.428502 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33576.428502 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 8479 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 4081 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 642 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 79 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 13.207165 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 51.658228 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 255199 # number of writebacks
system.cpu0.dcache.writebacks::total 255199 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 204311 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 204311 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1449026 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1449026 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 480 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 480 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1653337 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1653337 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1653337 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1653337 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188886 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 188886 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 130763 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 130763 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8380 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8380 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7752 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 7752 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 319649 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 319649 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 319649 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 319649 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2359118000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2359118000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4052722492 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4052722492 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66818500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66818500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 34670500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 34670500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6411840492 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6411840492 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6411840492 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6411840492 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13437088000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13437088000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1251489878 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1251489878 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14688577878 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14688577878 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030152 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030152 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027193 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027193 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056490 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056490 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.053487 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.053487 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028867 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.028867 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028867 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.028867 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12489.639253 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12489.639253 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30992.884012 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30992.884012 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7973.568019 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7973.568019 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4472.458720 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4472.458720 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20059.003757 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20059.003757 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20059.003757 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20059.003757 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 9260108 # Number of BP lookups
system.cpu1.branchPred.condPredicted 7598823 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 418413 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 6211409 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 5330705 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 85.821188 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 799378 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 44339 # Number of incorrect RAS predictions.
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 43181625 # DTB read hits
system.cpu1.dtb.read_misses 38342 # DTB read misses
system.cpu1.dtb.write_hits 6975478 # DTB write hits
system.cpu1.dtb.write_misses 10879 # DTB write misses
system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 2004 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 3080 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 279 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 684 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 43219967 # DTB read accesses
system.cpu1.dtb.write_accesses 6986357 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 50157103 # DTB hits
system.cpu1.dtb.misses 49221 # DTB misses
system.cpu1.dtb.accesses 50206324 # DTB accesses
system.cpu1.itb.inst_hits 8542294 # ITB inst hits
system.cpu1.itb.inst_misses 5605 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 1533 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 1566 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 8547899 # ITB inst accesses
system.cpu1.itb.hits 8542294 # DTB hits
system.cpu1.itb.misses 5605 # DTB misses
system.cpu1.itb.accesses 8547899 # DTB accesses
system.cpu1.numCycles 410577330 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 20304470 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 67058817 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 9260108 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 6130083 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 14383842 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 4002399 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 71431 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.BlockedCycles 77735291 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 5936 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 42666 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 133916 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 201 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 8540383 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 747213 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 2975 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 115405308 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.704397 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.049572 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 101028811 87.54% 87.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 815655 0.71% 88.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 964627 0.84% 89.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 1914792 1.66% 90.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 1533608 1.33% 92.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 591916 0.51% 92.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 2159319 1.87% 94.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 420670 0.36% 94.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 5975910 5.18% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 115405308 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.022554 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.163328 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 21846277 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 77383941 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 13006148 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 540398 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 2628544 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 1139252 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 100555 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 76481536 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 334945 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 2628544 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 23246660 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 32001614 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 41094778 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 12051133 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 4382579 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 70980554 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 18812 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 684543 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents 3106754 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.FullRegisterEvents 398 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 74967908 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 326797465 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 326738119 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 59346 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 50107015 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 24860893 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 461639 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 401710 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 8025653 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 13466262 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 8327830 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 1061558 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 1475331 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 64680036 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 1175419 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 90315471 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 95817 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 16379719 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 46059622 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 276388 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 115405308 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.782594 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.520017 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 84537407 73.25% 73.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 8582035 7.44% 80.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 4411988 3.82% 84.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 3834760 3.32% 87.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 10634435 9.21% 97.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 1994605 1.73% 98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 1053936 0.91% 99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 278337 0.24% 99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 77805 0.07% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 115405308 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 32501 0.41% 0.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 990 0.01% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 7572486 95.74% 96.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 303829 3.84% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 313932 0.35% 0.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 38327866 42.44% 42.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 61115 0.07% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 8 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 1 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 6 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 1704 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 44265466 49.01% 91.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 7345367 8.13% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 90315471 # Type of FU issued
system.cpu1.iq.rate 0.219972 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 7909806 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.087580 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 304076071 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 82244261 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 54749584 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 14863 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 8084 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 6852 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 97903555 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 7790 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 356637 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 3487877 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 4207 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 17725 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 1325961 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 31951985 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 889967 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 2628544 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 24227901 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 361425 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 65958607 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 113659 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 13466262 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 8327830 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 878933 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 66066 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 3533 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 17725 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 207255 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 158224 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 365479 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 87865625 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 43564360 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 2449846 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 103152 # number of nop insts executed
system.cpu1.iew.exec_refs 50845626 # number of memory reference insts executed
system.cpu1.iew.exec_branches 7156733 # Number of branches executed
system.cpu1.iew.exec_stores 7281266 # Number of stores executed
system.cpu1.iew.exec_rate 0.214005 # Inst execution rate
system.cpu1.iew.wb_sent 86881552 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 54756436 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 30516075 # num instructions producing a value
system.cpu1.iew.wb_consumers 54547350 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.133364 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.559442 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 16276380 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 899031 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 319402 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 112776764 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.436287 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.405749 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 95648521 84.81% 84.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 8417489 7.46% 92.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 2180084 1.93% 94.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 1287029 1.14% 95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 1270394 1.13% 96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 584036 0.52% 96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 1018862 0.90% 97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 513430 0.46% 98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 1856919 1.65% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 112776764 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 38866915 # Number of instructions committed
system.cpu1.commit.committedOps 49203034 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 16980254 # Number of memory references committed
system.cpu1.commit.loads 9978385 # Number of loads committed
system.cpu1.commit.membars 195514 # Number of memory barriers committed
system.cpu1.commit.branches 6118836 # Number of branches committed
system.cpu1.commit.fp_insts 6822 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 43616937 # Number of committed integer instructions.
system.cpu1.commit.function_calls 553185 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 1856919 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 175333256 # The number of ROB reads
system.cpu1.rob.rob_writes 133679925 # The number of ROB writes
system.cpu1.timesIdled 1420320 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 295172022 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 4794342654 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 38797276 # Number of Instructions Simulated
system.cpu1.committedOps 49133395 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 38797276 # Number of Instructions Simulated
system.cpu1.cpi 10.582633 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 10.582633 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.094494 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.094494 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 393458890 # number of integer regfile reads
system.cpu1.int_regfile_writes 57301820 # number of integer regfile writes
system.cpu1.fp_regfile_reads 4905 # number of floating regfile reads
system.cpu1.fp_regfile_writes 2316 # number of floating regfile writes
system.cpu1.misc_regfile_reads 18908919 # number of misc regfile reads
system.cpu1.misc_regfile_writes 419175 # number of misc regfile writes
system.cpu1.icache.replacements 613709 # number of replacements
system.cpu1.icache.tagsinuse 498.827741 # Cycle average of tags in use
system.cpu1.icache.total_refs 7879826 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 614221 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 12.828975 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 74226336500 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 498.827741 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.974273 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.974273 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 7879826 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 7879826 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 7879826 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 7879826 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 7879826 # number of overall hits
system.cpu1.icache.overall_hits::total 7879826 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 660506 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 660506 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 660506 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 660506 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 660506 # number of overall misses
system.cpu1.icache.overall_misses::total 660506 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8908973494 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 8908973494 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 8908973494 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 8908973494 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 8908973494 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 8908973494 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 8540332 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 8540332 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 8540332 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 8540332 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 8540332 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 8540332 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.077340 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.077340 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.077340 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.077340 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.077340 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.077340 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13488.103808 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13488.103808 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13488.103808 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13488.103808 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13488.103808 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13488.103808 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 2847 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 1026 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 181 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 15.729282 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets 1026 # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 46258 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 46258 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 46258 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 46258 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 46258 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 46258 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 614248 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 614248 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 614248 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 614248 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 614248 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 614248 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7279881995 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 7279881995 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7279881995 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 7279881995 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7279881995 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 7279881995 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2836500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2836500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2836500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 2836500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.071923 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.071923 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.071923 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.071923 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.071923 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.071923 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11851.698329 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11851.698329 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11851.698329 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11851.698329 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11851.698329 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11851.698329 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 363224 # number of replacements
system.cpu1.dcache.tagsinuse 486.354105 # Cycle average of tags in use
system.cpu1.dcache.total_refs 13022243 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 363588 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 35.815932 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 70357393000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 486.354105 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.949910 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.949910 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 8515751 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 8515751 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 4271525 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 4271525 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 100014 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 100014 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 97065 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 97065 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 12787276 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 12787276 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 12787276 # number of overall hits
system.cpu1.dcache.overall_hits::total 12787276 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 404538 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 404538 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 1563969 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 1563969 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14182 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 14182 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10922 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 10922 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 1968507 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 1968507 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 1968507 # number of overall misses
system.cpu1.dcache.overall_misses::total 1968507 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6180682000 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6180682000 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 61609358019 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 61609358019 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 131994000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 131994000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 58853500 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 58853500 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 67790040019 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 67790040019 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 67790040019 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 67790040019 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 8920289 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 8920289 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 5835494 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 5835494 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 114196 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 114196 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 107987 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 107987 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 14755783 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 14755783 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 14755783 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 14755783 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045350 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.045350 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.268010 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.268010 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.124190 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.124190 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.101142 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.101142 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.133406 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.133406 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.133406 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.133406 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15278.371871 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15278.371871 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39392.953453 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39392.953453 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9307.149908 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9307.149908 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5388.527742 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5388.527742 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34437.286745 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34437.286745 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34437.286745 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34437.286745 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 29332 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 12945 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 3336 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 164 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.792566 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 78.932927 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 327755 # number of writebacks
system.cpu1.dcache.writebacks::total 327755 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 173193 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 173193 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1400907 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 1400907 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1451 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1451 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 1574100 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 1574100 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 1574100 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 1574100 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 231345 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 231345 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 163062 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 163062 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12731 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12731 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10917 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 10917 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 394407 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 394407 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 394407 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 394407 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2902469000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2902469000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5146576709 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5146576709 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 90486500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 90486500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 37019500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 37019500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8049045709 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 8049045709 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8049045709 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 8049045709 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 169298073000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 169298073000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 35738645182 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 35738645182 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 205036718182 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 205036718182 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025935 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.025935 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027943 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027943 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.111484 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.111484 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.101096 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.101096 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026729 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.026729 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026729 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.026729 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12546.063239 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12546.063239 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31562.085029 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31562.085029 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7107.572068 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7107.572068 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3390.995695 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3390.995695 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20407.968695 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20407.968695 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20407.968695 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20407.968695 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1245278858614 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1245278858614 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1245278858614 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1245278858614 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 42369 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 50346 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|