blob: c5e5a6be868a60d6c558eaf690eabdbcc1c0d7fc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.570828 # Number of seconds simulated
sim_ticks 2570828403500 # Number of ticks simulated
final_tick 2570828403500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 96885 # Simulator instruction rate (inst/s)
host_op_rate 125154 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 4026902595 # Simulator tick rate (ticks/s)
host_mem_usage 385208 # Number of bytes of host memory used
host_seconds 638.41 # Real time elapsed on the host
sim_insts 61852501 # Number of instructions simulated
sim_ops 79899751 # Number of ops (including micro ops) simulated
system.realview.nvmem.bytes_read 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_written 0 # Number of bytes written to this memory
system.realview.nvmem.num_reads 6 # Number of read requests responded to by this memory
system.realview.nvmem.num_writes 0 # Number of write requests responded to by this memory
system.realview.nvmem.num_other 0 # Number of other requests responded to by this memory
system.realview.nvmem.bw_read 149 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read 149 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total 149 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read 131418468 # Number of bytes read from this memory
system.physmem.bytes_inst_read 1192320 # Number of instructions bytes read from this memory
system.physmem.bytes_written 10172560 # Number of bytes written to this memory
system.physmem.num_reads 15127944 # Number of read requests responded to by this memory
system.physmem.num_writes 868900 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 51119113 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 463788 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 3956919 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 55076032 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 130877 # number of replacements
system.l2c.tagsinuse 27573.095607 # Cycle average of tags in use
system.l2c.total_refs 1846037 # Total number of references to valid blocks.
system.l2c.sampled_refs 160860 # Sample count of references to valid blocks.
system.l2c.avg_refs 11.476047 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 15182.704930 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 18.055930 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.023183 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 2139.633455 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 1078.266225 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.dtb.walker 23.228189 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.itb.walker 0.012320 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 4084.926228 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 5046.245146 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.231670 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000276 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.032648 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.016453 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.dtb.walker 0.000354 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.062331 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.077000 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.420732 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 49525 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 7421 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 332040 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 132891 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 112998 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 7553 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 699861 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 231630 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1573919 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 605876 # number of Writeback hits
system.l2c.Writeback_hits::total 605876 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 897 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 1121 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 2018 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 196 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 382 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 578 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 35379 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 65973 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 101352 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 49525 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 7421 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 332040 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 168270 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 112998 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 7553 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 699861 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 297603 # number of demand (read+write) hits
system.l2c.demand_hits::total 1675271 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 49525 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 7421 # number of overall hits
system.l2c.overall_hits::cpu0.inst 332040 # number of overall hits
system.l2c.overall_hits::cpu0.data 168270 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 112998 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 7553 # number of overall hits
system.l2c.overall_hits::cpu1.inst 699861 # number of overall hits
system.l2c.overall_hits::cpu1.data 297603 # number of overall hits
system.l2c.overall_hits::total 1675271 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 81 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 5 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 8347 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 8839 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 55 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 10114 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 12836 # number of ReadReq misses
system.l2c.ReadReq_misses::total 40278 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 5127 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 5687 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 10814 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 762 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 599 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1361 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 65841 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 81581 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 147422 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 81 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 5 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 8347 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 74680 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 55 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 10114 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 94417 # number of demand (read+write) misses
system.l2c.demand_misses::total 187700 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 81 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 5 # number of overall misses
system.l2c.overall_misses::cpu0.inst 8347 # number of overall misses
system.l2c.overall_misses::cpu0.data 74680 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 55 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu1.inst 10114 # number of overall misses
system.l2c.overall_misses::cpu1.data 94417 # number of overall misses
system.l2c.overall_misses::total 187700 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 4226000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 261000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 436472500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 461376000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 2870500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 52000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 529146500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 670533000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 2104937500 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 17145500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 38360500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 55506000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1985000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 5435500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 7420500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 3452457999 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 4285420500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7737878499 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 4226000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 261000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 436472500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 3913833999 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 2870500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 52000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 529146500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 4955953500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 9842815999 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 4226000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 261000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 436472500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 3913833999 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 2870500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 52000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 529146500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 4955953500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 9842815999 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 49606 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 7426 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 340387 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 141730 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 113053 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 7554 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 709975 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 244466 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1614197 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 605876 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 605876 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 6024 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 6808 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 12832 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 958 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 981 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 1939 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 101220 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 147554 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 248774 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 49606 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 7426 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 340387 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 242950 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 113053 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 7554 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 709975 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 392020 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1862971 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 49606 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 7426 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 340387 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 242950 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 113053 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 7554 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 709975 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 392020 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1862971 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001633 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000673 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.024522 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.062365 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000486 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000132 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.014246 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.052506 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.851096 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.835341 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.795407 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.610601 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.650474 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.552889 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001633 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000673 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.024522 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.307388 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000486 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.000132 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.014246 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.240847 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001633 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000673 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.024522 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.307388 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000486 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.000132 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.014246 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.240847 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52172.839506 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52200 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52290.942854 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52197.759928 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52190.909091 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52318.222266 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 52238.469928 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 3344.158377 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6745.296290 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2604.986877 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 9074.290484 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52436.293480 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52529.639254 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 52172.839506 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 52200 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52290.942854 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52408.061047 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 52190.909091 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52318.222266 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52490.054757 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 52172.839506 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 52200 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52290.942854 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52408.061047 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 52190.909091 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52318.222266 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52490.054757 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 111616 # number of writebacks
system.l2c.writebacks::total 111616 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 4 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 42 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 10 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 35 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 91 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 4 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 42 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 10 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 35 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 91 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 4 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 42 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 10 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 35 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 91 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 81 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 5 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 8343 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 8797 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 55 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 10104 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 12801 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 40187 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 5127 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 5687 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 10814 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 762 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 599 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1361 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 65841 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 81581 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 147422 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 81 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 5 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 8343 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 74638 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 55 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 10104 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 94382 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 187609 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 81 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 5 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 8343 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 74638 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 55 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 10104 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 94382 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 187609 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 3244000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 201000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 334368500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 352448500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 2202500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 40000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 405321000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 512811000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1610636500 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 205370000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 227611500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 432981500 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 30499500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 23997000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 54496500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2635763499 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3271199500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5906962999 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 3244000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 201000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 334368500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 2988211999 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 2202500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 40000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 405321000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 3784010500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 7517599499 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 3244000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 201000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 334368500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 2988211999 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 2202500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 40000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 405321000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 3784010500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 7517599499 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5668500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 8247511500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1931000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 123718931000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 131974042000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 707206480 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 31817900108 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 32525106588 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5668500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 8954717980 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1931000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 155536831108 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 164499148588 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001633 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000673 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.024510 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.062069 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000486 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000132 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014231 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.052363 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.851096 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.835341 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.795407 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.610601 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.650474 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.552889 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001633 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000673 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.024510 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.307215 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000486 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000132 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014231 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.240758 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001633 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000673 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.024510 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.307215 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000486 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000132 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014231 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.240758 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40049.382716 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40077.729833 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40064.624304 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40045.454545 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40114.904988 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40060.229670 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40056.563292 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40023.122912 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40025.590551 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40061.769616 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40032.251925 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40097.565610 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40049.382716 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40077.729833 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40036.067405 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40045.454545 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40114.904988 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40092.501748 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40049.382716 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40077.729833 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40036.067405 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40045.454545 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40114.904988 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40092.501748 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 7527759 # DTB read hits
system.cpu0.dtb.read_misses 31435 # DTB read misses
system.cpu0.dtb.write_hits 4435696 # DTB write hits
system.cpu0.dtb.write_misses 6033 # DTB write misses
system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 2072 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 4328 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 228 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 803 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 7559194 # DTB read accesses
system.cpu0.dtb.write_accesses 4441729 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 11963455 # DTB hits
system.cpu0.dtb.misses 37468 # DTB misses
system.cpu0.dtb.accesses 12000923 # DTB accesses
system.cpu0.itb.inst_hits 3809486 # ITB inst hits
system.cpu0.itb.inst_misses 6280 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1380 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 1824 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 3815766 # ITB inst accesses
system.cpu0.itb.hits 3809486 # DTB hits
system.cpu0.itb.misses 6280 # DTB misses
system.cpu0.itb.accesses 3815766 # DTB accesses
system.cpu0.numCycles 55441069 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.BPredUnit.lookups 5212892 # Number of BP lookups
system.cpu0.BPredUnit.condPredicted 3951494 # Number of conditional branches predicted
system.cpu0.BPredUnit.condIncorrect 295394 # Number of conditional branches incorrect
system.cpu0.BPredUnit.BTBLookups 3415998 # Number of BTB lookups
system.cpu0.BPredUnit.BTBHits 2549557 # Number of BTB hits
system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.BPredUnit.usedRAS 460779 # Number of times the RAS was used to get a target.
system.cpu0.BPredUnit.RASInCorrect 62243 # Number of incorrect RAS predictions.
system.cpu0.fetch.icacheStallCycles 10453565 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 27421447 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 5212892 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 3010336 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 6440117 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1388454 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 65669 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.BlockedCycles 17512846 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 6544 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 31892 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 74131 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 256 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 3807333 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 161414 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 4002 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 35574590 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 1.004938 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.398361 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 29140690 81.91% 81.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 530074 1.49% 83.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 686036 1.93% 85.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 575113 1.62% 86.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 516761 1.45% 88.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 484002 1.36% 89.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 574923 1.62% 91.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 349762 0.98% 92.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 2717229 7.64% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 35574590 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.094026 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.494605 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 10814757 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 17563508 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 5782354 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 479006 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 934965 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 835529 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 55823 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 34470555 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 179479 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 934965 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 11326555 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 4595002 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 11316835 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 5729017 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 1672216 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 33303546 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 955 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 363738 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 882856 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.FullRegisterEvents 34 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 33389165 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 151283000 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 151242578 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 40422 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 25698465 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 7690700 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 390539 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 354252 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 4298434 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 6455423 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 4976732 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 849969 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 853540 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 31433505 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 659467 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 31580110 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 81056 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 5706071 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 12925708 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 117932 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 35574590 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.887715 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.519071 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 22796169 64.08% 64.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 4955890 13.93% 78.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 2593205 7.29% 85.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 1941493 5.46% 90.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 1799462 5.06% 95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 771833 2.17% 97.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 508602 1.43% 99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 158782 0.45% 99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 49154 0.14% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 35574590 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 35384 3.74% 3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 453 0.05% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 3.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 728574 76.99% 80.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 181906 19.22% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 14281 0.05% 0.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 18843805 59.67% 59.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 42255 0.13% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 10 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 7 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 5 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 650 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 7938571 25.14% 84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 4740521 15.01% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 31580110 # Type of FU issued
system.cpu0.iq.rate 0.569616 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 946317 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.029966 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 99788129 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 37802639 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 28957807 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 10678 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 5536 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 4399 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 32506335 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 5811 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 253441 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1254358 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 3684 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 9621 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 525059 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 1901492 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 5043 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 934965 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 3498549 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 78984 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 32152208 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 119958 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 6455423 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 4976732 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 398786 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 38665 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 4398 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 9621 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 177464 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 119524 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 296988 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 31195619 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 7789216 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 384491 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 59236 # number of nop insts executed
system.cpu0.iew.exec_refs 12477007 # number of memory reference insts executed
system.cpu0.iew.exec_branches 4073990 # Number of branches executed
system.cpu0.iew.exec_stores 4687791 # Number of stores executed
system.cpu0.iew.exec_rate 0.562681 # Inst execution rate
system.cpu0.iew.wb_sent 30989414 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 28962206 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 15536163 # num instructions producing a value
system.cpu0.iew.wb_consumers 30480637 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.522396 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.509706 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitCommittedInsts 19711221 # The number of committed instructions
system.cpu0.commit.commitCommittedOps 26183930 # The number of committed instructions
system.cpu0.commit.commitSquashedInsts 5818378 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 541535 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 256688 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 34668404 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.755268 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.722296 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 24842291 71.66% 71.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 4903680 14.14% 85.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 1598724 4.61% 90.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 790644 2.28% 92.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 613460 1.77% 94.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 370313 1.07% 95.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 401864 1.16% 96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 185143 0.53% 97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 962285 2.78% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 34668404 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 19711221 # Number of instructions committed
system.cpu0.commit.committedOps 26183930 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 9652738 # Number of memory references committed
system.cpu0.commit.loads 5201065 # Number of loads committed
system.cpu0.commit.membars 194494 # Number of memory barriers committed
system.cpu0.commit.branches 3582933 # Number of branches committed
system.cpu0.commit.fp_insts 4336 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 23269679 # Number of committed integer instructions.
system.cpu0.commit.function_calls 421897 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 962285 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 65094034 # The number of ROB reads
system.cpu0.rob.rob_writes 64941259 # The number of ROB writes
system.cpu0.timesIdled 360737 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 19866479 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 5085563503 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 19686667 # Number of Instructions Simulated
system.cpu0.committedOps 26159376 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 19686667 # Number of Instructions Simulated
system.cpu0.cpi 2.816173 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.816173 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.355092 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.355092 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 145393582 # number of integer regfile reads
system.cpu0.int_regfile_writes 28417758 # number of integer regfile writes
system.cpu0.fp_regfile_reads 4580 # number of floating regfile reads
system.cpu0.fp_regfile_writes 450 # number of floating regfile writes
system.cpu0.misc_regfile_reads 38939704 # number of misc regfile reads
system.cpu0.misc_regfile_writes 443716 # number of misc regfile writes
system.cpu0.icache.replacements 341473 # number of replacements
system.cpu0.icache.tagsinuse 511.631456 # Cycle average of tags in use
system.cpu0.icache.total_refs 3435816 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 341985 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 10.046686 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 6333594000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 511.631456 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.999280 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.999280 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 3435816 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 3435816 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 3435816 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 3435816 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 3435816 # number of overall hits
system.cpu0.icache.overall_hits::total 3435816 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 371369 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 371369 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 371369 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 371369 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 371369 # number of overall misses
system.cpu0.icache.overall_misses::total 371369 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5641865987 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 5641865987 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 5641865987 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 5641865987 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 5641865987 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 5641865987 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 3807185 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 3807185 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 3807185 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 3807185 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 3807185 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 3807185 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.097544 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.097544 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.097544 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15192.075771 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15192.075771 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15192.075771 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 1691991 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 206 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 8213.548544 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 19233 # number of writebacks
system.cpu0.icache.writebacks::total 19233 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 29370 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 29370 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 29370 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 29370 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 29370 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 29370 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 341999 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 341999 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 341999 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 341999 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 341999 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 341999 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4224982491 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4224982491 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4224982491 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4224982491 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4224982491 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4224982491 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7615500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7615500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7615500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 7615500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.089830 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.089830 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.089830 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12353.786096 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12353.786096 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12353.786096 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 231957 # number of replacements
system.cpu0.dcache.tagsinuse 430.483417 # Cycle average of tags in use
system.cpu0.dcache.total_refs 7734943 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 232325 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 33.293632 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 49672000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 430.483417 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.840788 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.840788 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 4799900 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 4799900 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 2590245 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 2590245 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 154697 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 154697 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 152346 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 152346 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 7390145 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 7390145 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 7390145 # number of overall hits
system.cpu0.dcache.overall_hits::total 7390145 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 331500 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 331500 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1445399 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1445399 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8824 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 8824 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7928 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 7928 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1776899 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1776899 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1776899 # number of overall misses
system.cpu0.dcache.overall_misses::total 1776899 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 4661132500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4661132500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 59622143898 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 59622143898 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 99172000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 99172000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 83748000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 83748000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 64283276398 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 64283276398 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 64283276398 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 64283276398 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 5131400 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 5131400 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4035644 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4035644 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 163521 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 163521 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 160274 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 160274 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 9167044 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 9167044 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 9167044 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 9167044 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.064602 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.358158 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.053962 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.049465 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.193836 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.193836 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14060.731523 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41249.609207 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11238.893926 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10563.572149 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36177.225829 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36177.225829 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 3382986 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 2017500 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 334 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 95 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10128.700599 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 21236.842105 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 207854 # number of writebacks
system.cpu0.dcache.writebacks::total 207854 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 173784 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 173784 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1326908 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1326908 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 637 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 637 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1500692 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1500692 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1500692 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1500692 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 157716 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 157716 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 118491 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 118491 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8187 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8187 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7924 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 7924 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 276207 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 276207 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 276207 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 276207 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2028922000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2028922000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4262146485 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4262146485 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66363000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66363000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 59926500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 59926500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6291068485 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6291068485 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6291068485 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6291068485 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 9234849500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 9234849500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 843734891 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 843734891 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 10078584391 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 10078584391 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030735 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.029361 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.050067 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.049440 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.030130 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.030130 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12864.401836 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35970.212801 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8105.899597 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7562.657749 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22776.643912 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22776.643912 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 45296976 # DTB read hits
system.cpu1.dtb.read_misses 68040 # DTB read misses
system.cpu1.dtb.write_hits 7958541 # DTB write hits
system.cpu1.dtb.write_misses 20787 # DTB write misses
system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 2725 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 7868 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 603 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 1726 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 45365016 # DTB read accesses
system.cpu1.dtb.write_accesses 7979328 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 53255517 # DTB hits
system.cpu1.dtb.misses 88827 # DTB misses
system.cpu1.dtb.accesses 53344344 # DTB accesses
system.cpu1.itb.inst_hits 10421118 # ITB inst hits
system.cpu1.itb.inst_misses 7923 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 1559 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 4993 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 10429041 # ITB inst accesses
system.cpu1.itb.hits 10421118 # DTB hits
system.cpu1.itb.misses 7923 # DTB misses
system.cpu1.itb.accesses 10429041 # DTB accesses
system.cpu1.numCycles 361284565 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.BPredUnit.lookups 11160075 # Number of BP lookups
system.cpu1.BPredUnit.condPredicted 8957573 # Number of conditional branches predicted
system.cpu1.BPredUnit.condIncorrect 655963 # Number of conditional branches incorrect
system.cpu1.BPredUnit.BTBLookups 7602711 # Number of BTB lookups
system.cpu1.BPredUnit.BTBHits 6100291 # Number of BTB hits
system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.BPredUnit.usedRAS 909624 # Number of times the RAS was used to get a target.
system.cpu1.BPredUnit.RASInCorrect 143125 # Number of incorrect RAS predictions.
system.cpu1.fetch.icacheStallCycles 24152579 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 79243321 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 11160075 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 7009915 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 17005367 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 5503080 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 106407 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.BlockedCycles 74478012 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 5575 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 116210 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 165404 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 287 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 10415863 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 850791 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 4371 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 119805091 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.807068 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.185605 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 102809911 85.81% 85.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 1026487 0.86% 86.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 1244623 1.04% 87.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 2220450 1.85% 89.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 1447523 1.21% 90.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 762352 0.64% 91.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 2446430 2.04% 93.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 545220 0.46% 93.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 7302095 6.09% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 119805091 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.030890 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.219338 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 25854345 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 74385490 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 15310008 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 600331 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 3654917 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 1553748 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 123029 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 89962683 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 400925 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 3654917 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 27463225 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 32802291 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 37038310 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 14280523 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 4565825 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 83469542 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 3103 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 679234 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents 3297923 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.FullRegisterEvents 45820 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 88189114 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 385593776 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 385544391 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 49385 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 54868386 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 33320727 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 602216 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 524905 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 8650801 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 16023709 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 9632090 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 1276299 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 1729146 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 74907136 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 1031599 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 98321113 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 155877 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 21592981 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 61005208 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 224170 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 119805091 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.820676 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.545860 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 85906342 71.71% 71.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 9617362 8.03% 79.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 5105765 4.26% 83.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 4221138 3.52% 87.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 11132119 9.29% 96.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 2139642 1.79% 98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 1275484 1.06% 99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 308695 0.26% 99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 98544 0.08% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 119805091 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 44454 0.55% 0.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 993 0.01% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 7729676 95.36% 95.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 330610 4.08% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 92819 0.09% 0.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 43197176 43.93% 44.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 69729 0.07% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 31 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 38 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 4 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 1798 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 46580491 47.38% 91.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 8379023 8.52% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 98321113 # Type of FU issued
system.cpu1.iq.rate 0.272143 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 8105733 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.082441 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 324785513 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 97548571 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 61562518 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 11987 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 6778 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 5521 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 106327792 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 6235 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 430499 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 4865573 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 7656 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 24407 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 1834498 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 32207869 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 1151172 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 3654917 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 25274079 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 368524 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 76147540 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 230680 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 16023709 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 9632090 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 636792 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 64221 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 8659 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 24407 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 397735 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 243587 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 641322 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 95426692 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 45740593 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 2894421 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 208805 # number of nop insts executed
system.cpu1.iew.exec_refs 54014697 # number of memory reference insts executed
system.cpu1.iew.exec_branches 8051531 # Number of branches executed
system.cpu1.iew.exec_stores 8274104 # Number of stores executed
system.cpu1.iew.exec_rate 0.264132 # Inst execution rate
system.cpu1.iew.wb_sent 94059839 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 61568039 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 33920997 # num instructions producing a value
system.cpu1.iew.wb_consumers 61750617 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.170414 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.549322 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitCommittedInsts 42291661 # The number of committed instructions
system.cpu1.commit.commitCommittedOps 53866202 # The number of committed instructions
system.cpu1.commit.commitSquashedInsts 22216320 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 807429 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 565831 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 116206088 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.463540 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.434749 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 97183761 83.63% 83.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 9338835 8.04% 91.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 2558958 2.20% 93.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 1577703 1.36% 95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 1195507 1.03% 96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 711645 0.61% 96.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 1133703 0.98% 97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 513937 0.44% 98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 1992039 1.71% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 116206088 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 42291661 # Number of instructions committed
system.cpu1.commit.committedOps 53866202 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 18955728 # Number of memory references committed
system.cpu1.commit.loads 11158136 # Number of loads committed
system.cpu1.commit.membars 242500 # Number of memory barriers committed
system.cpu1.commit.branches 6770430 # Number of branches committed
system.cpu1.commit.fp_insts 5428 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 47963823 # Number of committed integer instructions.
system.cpu1.commit.function_calls 631876 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 1992039 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 189074073 # The number of ROB reads
system.cpu1.rob.rob_writes 155943577 # The number of ROB writes
system.cpu1.timesIdled 1562911 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 241479474 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 4780310719 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 42165834 # Number of Instructions Simulated
system.cpu1.committedOps 53740375 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 42165834 # Number of Instructions Simulated
system.cpu1.cpi 8.568183 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 8.568183 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.116711 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.116711 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 429426444 # number of integer regfile reads
system.cpu1.int_regfile_writes 64384425 # number of integer regfile writes
system.cpu1.fp_regfile_reads 4325 # number of floating regfile reads
system.cpu1.fp_regfile_writes 2046 # number of floating regfile writes
system.cpu1.misc_regfile_reads 102104658 # number of misc regfile reads
system.cpu1.misc_regfile_writes 512737 # number of misc regfile writes
system.cpu1.icache.replacements 711552 # number of replacements
system.cpu1.icache.tagsinuse 498.766119 # Cycle average of tags in use
system.cpu1.icache.total_refs 9643450 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 712064 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 13.542954 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 74281042000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 498.766119 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.974153 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.974153 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 9643450 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 9643450 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 9643450 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 9643450 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 9643450 # number of overall hits
system.cpu1.icache.overall_hits::total 9643450 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 772363 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 772363 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 772363 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 772363 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 772363 # number of overall misses
system.cpu1.icache.overall_misses::total 772363 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 11329505492 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 11329505492 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 11329505492 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 11329505492 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 11329505492 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 11329505492 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 10415813 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 10415813 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 10415813 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 10415813 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 10415813 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 10415813 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.074153 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.074153 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.074153 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14668.627953 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14668.627953 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14668.627953 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 1533994 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 234 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 6555.529915 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.writebacks::writebacks 32964 # number of writebacks
system.cpu1.icache.writebacks::total 32964 # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 60264 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 60264 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 60264 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 60264 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 60264 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 60264 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 712099 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 712099 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 712099 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 712099 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 712099 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 712099 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 8466389994 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 8466389994 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 8466389994 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 8466389994 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 8466389994 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 8466389994 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2573500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2573500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2573500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 2573500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.068367 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.068367 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.068367 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11889.344029 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11889.344029 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11889.344029 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 416651 # number of replacements
system.cpu1.dcache.tagsinuse 465.227268 # Cycle average of tags in use
system.cpu1.dcache.total_refs 15192855 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 417163 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 36.419469 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 72551040000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 465.227268 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.908647 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.908647 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 10025124 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 10025124 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 4871876 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 4871876 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 126729 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 126729 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 119900 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 119900 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 14897000 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 14897000 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 14897000 # number of overall hits
system.cpu1.dcache.overall_hits::total 14897000 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 473956 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 473956 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 1726769 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 1726769 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14662 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 14662 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10568 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 10568 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 2200725 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 2200725 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 2200725 # number of overall misses
system.cpu1.dcache.overall_misses::total 2200725 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 7150775500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7150775500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 57296789383 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 57296789383 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 176168500 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 176168500 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 91818000 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 91818000 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 64447564883 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 64447564883 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 64447564883 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 64447564883 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 10499080 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 10499080 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 6598645 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 6598645 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 141391 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 141391 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 130468 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 130468 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 17097725 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 17097725 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 17097725 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 17097725 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045143 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.261685 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.103698 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.081001 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.128714 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.128714 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15087.424782 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33181.502206 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12015.311690 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8688.304315 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29284.697035 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29284.697035 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 15243046 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 5411000 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 3282 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 148 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 4644.438147 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 36560.810811 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 345826 # number of writebacks
system.cpu1.dcache.writebacks::total 345826 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 203766 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 203766 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1549585 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 1549585 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1246 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1246 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 1753351 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 1753351 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 1753351 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 1753351 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 270190 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 270190 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 177184 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 177184 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 13416 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 13416 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10560 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 10560 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 447374 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 447374 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 447374 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 447374 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 3410102500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3410102500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5540518545 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5540518545 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 120430000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 120430000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 60079000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 60079000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8950621045 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 8950621045 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8950621045 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 8950621045 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 138186102000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 138186102000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 41660941677 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 41660941677 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 179847043677 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 179847043677 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025735 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.026852 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.094886 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.080939 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026166 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026166 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12621.127725 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31269.858142 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8976.595110 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5689.299242 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20007.021072 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20007.021072 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs no_value # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1308112364906 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1308112364906 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1308112364906 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1308112364906 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 36030 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 61524 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|