blob: 3baa592c157e34b913bb3028cb9df9fc68345669 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.572152 # Number of seconds simulated
sim_ticks 2572151538500 # Number of ticks simulated
final_tick 2572151538500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 81031 # Simulator instruction rate (inst/s)
host_op_rate 104662 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 3370719075 # Simulator tick rate (ticks/s)
host_mem_usage 387768 # Number of bytes of host memory used
host_seconds 763.09 # Real time elapsed on the host
sim_insts 61833482 # Number of instructions simulated
sim_ops 79866272 # Number of ops (including micro ops) simulated
system.realview.nvmem.bytes_read 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_written 0 # Number of bytes written to this memory
system.realview.nvmem.num_reads 6 # Number of read requests responded to by this memory
system.realview.nvmem.num_writes 0 # Number of write requests responded to by this memory
system.realview.nvmem.num_other 0 # Number of other requests responded to by this memory
system.realview.nvmem.bw_read 149 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read 149 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total 149 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read 131401380 # Number of bytes read from this memory
system.physmem.bytes_inst_read 1182400 # Number of instructions bytes read from this memory
system.physmem.bytes_written 10205328 # Number of bytes written to this memory
system.physmem.num_reads 15127677 # Number of read requests responded to by this memory
system.physmem.num_writes 869412 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 51086174 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 459693 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 3967623 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 55053797 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 130950 # number of replacements
system.l2c.tagsinuse 27519.569663 # Cycle average of tags in use
system.l2c.total_refs 1851108 # Total number of references to valid blocks.
system.l2c.sampled_refs 160575 # Sample count of references to valid blocks.
system.l2c.avg_refs 11.527996 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 15169.344330 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 19.734111 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.051736 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 2916.125169 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 1448.526960 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.dtb.walker 25.001568 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.itb.walker 0.040261 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 3299.000824 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 4641.744705 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.231466 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000301 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000001 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.044497 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.022103 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.dtb.walker 0.000381 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.itb.walker 0.000001 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.050339 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.070827 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.419915 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 54633 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 5368 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 354592 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 139013 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 116525 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 6709 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 686591 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 224265 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1587696 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 603288 # number of Writeback hits
system.l2c.Writeback_hits::total 603288 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 917 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 938 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 1855 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 214 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 350 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 564 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 36690 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 64535 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 101225 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 54633 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 5368 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 354592 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 175703 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 116525 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 6709 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 686591 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 288800 # number of demand (read+write) hits
system.l2c.demand_hits::total 1688921 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 54633 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 5368 # number of overall hits
system.l2c.overall_hits::cpu0.inst 354592 # number of overall hits
system.l2c.overall_hits::cpu0.data 175703 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 116525 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 6709 # number of overall hits
system.l2c.overall_hits::cpu1.inst 686591 # number of overall hits
system.l2c.overall_hits::cpu1.data 288800 # number of overall hits
system.l2c.overall_hits::total 1688921 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 81 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 5 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 9406 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 9212 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 53 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 7 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 8899 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 12145 # number of ReadReq misses
system.l2c.ReadReq_misses::total 39808 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 5322 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 5511 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 10833 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 766 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 527 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1293 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 66272 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 81260 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 147532 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 81 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 5 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 9406 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 75484 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 53 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 7 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 8899 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 93405 # number of demand (read+write) misses
system.l2c.demand_misses::total 187340 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 81 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 5 # number of overall misses
system.l2c.overall_misses::cpu0.inst 9406 # number of overall misses
system.l2c.overall_misses::cpu0.data 75484 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 53 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 7 # number of overall misses
system.l2c.overall_misses::cpu1.inst 8899 # number of overall misses
system.l2c.overall_misses::cpu1.data 93405 # number of overall misses
system.l2c.overall_misses::total 187340 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 4223500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 261000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 491867500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 480714000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 2767000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 364500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 465541000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 634495500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 2080234000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 18082000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 37415000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 55497000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1985000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 5173000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 7158000 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 3474814999 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 4268858500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7743673499 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 4223500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 261000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 491867500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 3955528999 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 2767000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 364500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 465541000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 4903354000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 9823907499 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 4223500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 261000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 491867500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 3955528999 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 2767000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 364500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 465541000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 4903354000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 9823907499 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 54714 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 5373 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 363998 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 148225 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 116578 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 6716 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 695490 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 236410 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1627504 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 603288 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 603288 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 6239 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 6449 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 12688 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 980 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 877 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 1857 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 102962 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 145795 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 248757 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 54714 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 5373 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 363998 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 251187 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 116578 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 6716 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 695490 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 382205 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1876261 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 54714 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 5373 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 363998 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 251187 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 116578 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 6716 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 695490 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 382205 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1876261 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001480 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000931 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.025841 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.062149 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000455 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.001042 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.012795 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.051373 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.853021 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.854551 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.781633 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.600912 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.643655 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.557358 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001480 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000931 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.025841 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.300509 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000455 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.001042 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.012795 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.244385 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001480 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000931 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.025841 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.300509 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000455 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.001042 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.012795 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.244385 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52141.975309 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52200 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52292.951308 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52183.456361 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52207.547170 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 52071.428571 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52313.855489 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 52243.351173 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 3397.594889 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6789.148975 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2591.383812 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 9815.939279 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52432.626132 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52533.331282 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 52141.975309 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 52200 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52292.951308 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52402.217675 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 52207.547170 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 52071.428571 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52313.855489 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52495.626572 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 52141.975309 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 52200 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52292.951308 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52402.217675 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 52207.547170 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 52071.428571 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52313.855489 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52495.626572 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 112128 # number of writebacks
system.l2c.writebacks::total 112128 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 51 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 13 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 32 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 98 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 51 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 13 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 32 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 98 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 51 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 13 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 32 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 98 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 81 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 5 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 9404 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 9161 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 53 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 7 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 8886 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 12113 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 39710 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 5322 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 5511 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 10833 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 766 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 527 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1293 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 66272 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 81260 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 147532 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 81 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 5 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 9404 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 75433 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 53 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 7 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 8886 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 93373 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 187242 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 81 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 5 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 9404 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 75433 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 53 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 7 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 8886 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 93373 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 187242 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 3242500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 201000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 376846000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 366960000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 2126500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 280000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 356559500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 485221000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1591436500 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 213132000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 220571000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 433703000 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 30672000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 21105000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 51777000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2653014999 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3258420500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5911435499 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 3242500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 201000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 376846000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 3019974999 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 2126500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 280000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 356559500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 3743641500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 7502871999 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 3242500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 201000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 376846000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 3019974999 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 2126500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 280000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 356559500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 3743641500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 7502871999 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5748500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 8468888000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1931000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 123493861000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 131970428500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 744865480 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 31777562693 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 32522428173 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5748500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 9213753480 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1931000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 155271423693 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 164492856673 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001480 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000931 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.025835 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.061805 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000455 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.001042 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.012777 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.051237 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.853021 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.854551 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.781633 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.600912 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.643655 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.557358 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001480 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000931 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.025835 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.300306 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000455 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.001042 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.012777 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.244301 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001480 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000931 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.025835 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.300306 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000455 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.001042 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.012777 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.244301 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40030.864198 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40072.947682 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40056.762362 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40122.641509 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40125.984695 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40057.871708 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40047.350620 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40023.770641 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40041.775457 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40047.438330 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40032.215702 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40098.701698 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40030.864198 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40072.947682 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40035.196784 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40122.641509 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40125.984695 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40093.404946 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40030.864198 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40072.947682 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40035.196784 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40122.641509 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40125.984695 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40093.404946 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 7779192 # DTB read hits
system.cpu0.dtb.read_misses 37115 # DTB read misses
system.cpu0.dtb.write_hits 4594295 # DTB write hits
system.cpu0.dtb.write_misses 6419 # DTB write misses
system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 2014 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 4597 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 232 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 800 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 7816307 # DTB read accesses
system.cpu0.dtb.write_accesses 4600714 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 12373487 # DTB hits
system.cpu0.dtb.misses 43534 # DTB misses
system.cpu0.dtb.accesses 12417021 # DTB accesses
system.cpu0.itb.inst_hits 4018220 # ITB inst hits
system.cpu0.itb.inst_misses 4575 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1374 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 1835 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 4022795 # ITB inst accesses
system.cpu0.itb.hits 4018220 # DTB hits
system.cpu0.itb.misses 4575 # DTB misses
system.cpu0.itb.accesses 4022795 # DTB accesses
system.cpu0.numCycles 58073431 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.BPredUnit.lookups 5437293 # Number of BP lookups
system.cpu0.BPredUnit.condPredicted 4256353 # Number of conditional branches predicted
system.cpu0.BPredUnit.condIncorrect 316271 # Number of conditional branches incorrect
system.cpu0.BPredUnit.BTBLookups 3600228 # Number of BTB lookups
system.cpu0.BPredUnit.BTBHits 2674120 # Number of BTB hits
system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.BPredUnit.usedRAS 485080 # Number of times the RAS was used to get a target.
system.cpu0.BPredUnit.RASInCorrect 65250 # Number of incorrect RAS predictions.
system.cpu0.fetch.icacheStallCycles 11048158 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 28487074 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 5437293 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 3159200 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 6739880 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1438397 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 59633 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.BlockedCycles 18694595 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 6724 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 30266 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 80153 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 218 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 4016097 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 175657 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 3180 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 37672027 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.986348 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.372863 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 30938102 82.12% 82.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 539295 1.43% 83.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 754456 2.00% 85.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 605374 1.61% 87.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 572205 1.52% 88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 499727 1.33% 90.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 619840 1.65% 91.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 357335 0.95% 92.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 2785693 7.39% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 37672027 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.093628 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.490535 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 11376766 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 18792478 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 6048489 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 500890 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 953404 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 867804 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 60437 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 35787038 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 193524 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 953404 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 11914000 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 4629145 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 12457249 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 6001220 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 1717009 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 34527596 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 766 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 354930 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 888723 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.FullRegisterEvents 49 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 34587688 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 157020073 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 156979210 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 40863 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 26885692 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 7701996 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 453005 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 414730 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 4495926 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 6704710 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 5162827 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 858153 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 869893 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 32576471 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 727676 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 32778157 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 81649 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 5740307 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 13396786 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 126207 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 37672027 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.870093 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.506550 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 24340985 64.61% 64.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 5232872 13.89% 78.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 2696429 7.16% 85.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2005933 5.32% 90.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 1857666 4.93% 95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 789251 2.10% 98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 535159 1.42% 99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 163101 0.43% 99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 50631 0.13% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 37672027 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 17215 1.80% 1.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 476 0.05% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 1.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 744103 77.93% 79.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 193089 20.22% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 14281 0.04% 0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 19588840 59.76% 59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 43482 0.13% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 9 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 8 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 4 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 1004 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 8219170 25.08% 85.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 4911355 14.98% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 32778157 # Type of FU issued
system.cpu0.iq.rate 0.564426 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 954883 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.029132 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 104296789 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 39048181 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 30070598 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 10781 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 5570 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 4438 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 33712886 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 5873 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 258573 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1274599 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 3983 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 9698 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 554608 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 1948828 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 5242 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 953404 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 3530697 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 77233 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 33359153 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 131395 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 6704710 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 5162827 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 457179 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 36756 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 4503 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 9698 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 188494 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 122646 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 311140 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 32365577 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 8053232 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 412580 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 55006 # number of nop insts executed
system.cpu0.iew.exec_refs 12911062 # number of memory reference insts executed
system.cpu0.iew.exec_branches 4264405 # Number of branches executed
system.cpu0.iew.exec_stores 4857830 # Number of stores executed
system.cpu0.iew.exec_rate 0.557322 # Inst execution rate
system.cpu0.iew.wb_sent 32156724 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 30075036 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 16051487 # num instructions producing a value
system.cpu0.iew.wb_consumers 31416706 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.517879 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.510922 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitCommittedInsts 20629701 # The number of committed instructions
system.cpu0.commit.commitCommittedOps 27347563 # The number of committed instructions
system.cpu0.commit.commitSquashedInsts 5860569 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 601469 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 274713 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 36749403 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.744163 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.705264 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 26406070 71.85% 71.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 5210331 14.18% 86.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 1671532 4.55% 90.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 813872 2.21% 92.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 646917 1.76% 94.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 387096 1.05% 95.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 442946 1.21% 96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 193384 0.53% 97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 977255 2.66% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 36749403 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 20629701 # Number of instructions committed
system.cpu0.commit.committedOps 27347563 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 10038330 # Number of memory references committed
system.cpu0.commit.loads 5430111 # Number of loads committed
system.cpu0.commit.membars 201113 # Number of memory barriers committed
system.cpu0.commit.branches 3777893 # Number of branches committed
system.cpu0.commit.fp_insts 4336 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 24270810 # Number of committed integer instructions.
system.cpu0.commit.function_calls 441070 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 977255 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 68333926 # The number of ROB reads
system.cpu0.rob.rob_writes 67371686 # The number of ROB writes
system.cpu0.timesIdled 379272 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 20401404 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 5085475083 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 20605147 # Number of Instructions Simulated
system.cpu0.committedOps 27323009 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 20605147 # Number of Instructions Simulated
system.cpu0.cpi 2.818394 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.818394 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.354812 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.354812 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 150871425 # number of integer regfile reads
system.cpu0.int_regfile_writes 29495246 # number of integer regfile writes
system.cpu0.fp_regfile_reads 4612 # number of floating regfile reads
system.cpu0.fp_regfile_writes 442 # number of floating regfile writes
system.cpu0.misc_regfile_reads 40364553 # number of misc regfile reads
system.cpu0.misc_regfile_writes 457015 # number of misc regfile writes
system.cpu0.icache.replacements 364779 # number of replacements
system.cpu0.icache.tagsinuse 511.052726 # Cycle average of tags in use
system.cpu0.icache.total_refs 3619396 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 365291 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 9.908254 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 6333280000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 511.052726 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.998150 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.998150 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 3619396 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 3619396 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 3619396 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 3619396 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 3619396 # number of overall hits
system.cpu0.icache.overall_hits::total 3619396 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 396554 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 396554 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 396554 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 396554 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 396554 # number of overall misses
system.cpu0.icache.overall_misses::total 396554 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6048062987 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 6048062987 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 6048062987 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 6048062987 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 6048062987 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 6048062987 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 4015950 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 4015950 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 4015950 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 4015950 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 4015950 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 4015950 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.098745 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.098745 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.098745 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15251.549567 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15251.549567 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15251.549567 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 1568990 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 211 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 7435.971564 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 18696 # number of writebacks
system.cpu0.icache.writebacks::total 18696 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31138 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 31138 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 31138 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 31138 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 31138 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 31138 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 365416 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 365416 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 365416 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 365416 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 365416 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 365416 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4532086990 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4532086990 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4532086990 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4532086990 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4532086990 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4532086990 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7723000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7723000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7723000 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 7723000 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.090991 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.090991 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.090991 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12402.541186 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12402.541186 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12402.541186 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 240620 # number of replacements
system.cpu0.dcache.tagsinuse 465.804609 # Cycle average of tags in use
system.cpu0.dcache.total_refs 8050384 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 241002 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 33.403806 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 49733000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 465.804609 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.909775 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.909775 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 4986735 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 4986735 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 2710782 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 2710782 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 158772 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 158772 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 156309 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 156309 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 7697517 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 7697517 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 7697517 # number of overall hits
system.cpu0.dcache.overall_hits::total 7697517 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 337926 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 337926 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1466374 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1466374 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8662 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 8662 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7736 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 7736 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1804300 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1804300 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1804300 # number of overall misses
system.cpu0.dcache.overall_misses::total 1804300 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 4785519500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4785519500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60142300903 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 60142300903 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 99268000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 99268000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 83415000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 83415000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 64927820403 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 64927820403 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 64927820403 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 64927820403 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 5324661 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 5324661 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4177156 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4177156 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 167434 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 167434 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 164045 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 164045 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 9501817 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 9501817 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 9501817 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 9501817 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063464 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.351046 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.051734 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.047158 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.189890 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.189890 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14161.442150 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41014.298469 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11460.170861 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10782.704240 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 35985.047056 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 35985.047056 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 4268990 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 2272500 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 373 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 104 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 11445.013405 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 21850.961538 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 213485 # number of writebacks
system.cpu0.dcache.writebacks::total 213485 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 174573 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 174573 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1346571 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1346571 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 614 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 614 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1521144 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1521144 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1521144 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1521144 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 163353 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 163353 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 119803 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 119803 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8048 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8048 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7735 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 7735 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 283156 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 283156 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 283156 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 283156 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2116822500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2116822500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4307053989 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4307053989 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66689500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66689500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 60159000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 60159000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6423876489 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6423876489 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6423876489 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6423876489 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 9482121000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 9482121000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 884869891 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 884869891 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 10366990891 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 10366990891 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030679 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.028681 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.048067 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.047152 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029800 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029800 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12958.577437 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35951.136357 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8286.468688 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7777.504848 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22686.704463 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22686.704463 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 44907962 # DTB read hits
system.cpu1.dtb.read_misses 73330 # DTB read misses
system.cpu1.dtb.write_hits 7780018 # DTB write hits
system.cpu1.dtb.write_misses 20100 # DTB write misses
system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 2652 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 7203 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 561 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 1824 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 44981292 # DTB read accesses
system.cpu1.dtb.write_accesses 7800118 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 52687980 # DTB hits
system.cpu1.dtb.misses 93430 # DTB misses
system.cpu1.dtb.accesses 52781410 # DTB accesses
system.cpu1.itb.inst_hits 10156376 # ITB inst hits
system.cpu1.itb.inst_misses 7457 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 1545 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 5007 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 10163833 # ITB inst accesses
system.cpu1.itb.hits 10156376 # DTB hits
system.cpu1.itb.misses 7457 # DTB misses
system.cpu1.itb.accesses 10163833 # DTB accesses
system.cpu1.numCycles 361463197 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.BPredUnit.lookups 10782508 # Number of BP lookups
system.cpu1.BPredUnit.condPredicted 8772381 # Number of conditional branches predicted
system.cpu1.BPredUnit.condIncorrect 635923 # Number of conditional branches incorrect
system.cpu1.BPredUnit.BTBLookups 7402063 # Number of BTB lookups
system.cpu1.BPredUnit.BTBHits 5909244 # Number of BTB hits
system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.BPredUnit.usedRAS 873700 # Number of times the RAS was used to get a target.
system.cpu1.BPredUnit.RASInCorrect 139717 # Number of incorrect RAS predictions.
system.cpu1.fetch.icacheStallCycles 23605299 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 77286787 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 10782508 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 6782944 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 16557542 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 5336622 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 96051 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.BlockedCycles 76350866 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 5280 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 106359 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 159348 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 263 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 10151102 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 836280 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 4015 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 120517405 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.782275 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.157111 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 103969658 86.27% 86.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 987113 0.82% 87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 1198247 0.99% 88.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 2181121 1.81% 89.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 1404675 1.17% 91.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 731318 0.61% 91.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 2384511 1.98% 93.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 517678 0.43% 94.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 7143084 5.93% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 120517405 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.029830 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.213816 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 25233877 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 76283550 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 14821072 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 657863 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 3521043 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 1494975 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 117774 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 87693964 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 382895 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 3521043 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 26831414 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 32478721 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 39236731 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 13889721 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 4559775 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 81167341 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 2581 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 635823 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents 3200516 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.FullRegisterEvents 46226 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 85740662 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 375398775 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 375349065 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 49710 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 53651640 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 32089021 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 776045 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 700116 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 8935980 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 15610664 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 9406979 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 1201620 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 1579608 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 72666150 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 1193677 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 96590201 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 142158 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 20735703 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 58926609 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 234264 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 120517405 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.801463 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.526860 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 86833748 72.05% 72.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 9975019 8.28% 80.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 4940804 4.10% 84.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 4069487 3.38% 87.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 11024826 9.15% 96.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 2090694 1.73% 98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 1200483 1.00% 99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 289311 0.24% 99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 93033 0.08% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 120517405 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 40307 0.50% 0.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 997 0.01% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 7705811 95.37% 95.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 333073 4.12% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 92768 0.10% 0.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 42073039 43.56% 43.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 68661 0.07% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 25 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 44 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 2 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 1453 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 43.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 46174618 47.80% 91.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 8179589 8.47% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 96590201 # Type of FU issued
system.cpu1.iq.rate 0.267220 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 8080188 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.083654 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 322001182 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 94611209 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 59943384 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 12160 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 6852 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 5542 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 104571300 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 6321 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 377653 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 4689619 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 6336 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 23311 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 1773508 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 32175805 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 1149678 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 3521043 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 25065136 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 359091 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 74029865 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 214492 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 15610664 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 9406979 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 810165 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 59786 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 8576 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 23311 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 385716 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 238696 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 624412 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 93721321 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 45339640 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 2868880 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 170038 # number of nop insts executed
system.cpu1.iew.exec_refs 53422835 # number of memory reference insts executed
system.cpu1.iew.exec_branches 7793526 # Number of branches executed
system.cpu1.iew.exec_stores 8083195 # Number of stores executed
system.cpu1.iew.exec_rate 0.259283 # Inst execution rate
system.cpu1.iew.wb_sent 92395030 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 59948926 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 32815937 # num instructions producing a value
system.cpu1.iew.wb_consumers 59243985 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.165851 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.553912 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitCommittedInsts 41354162 # The number of committed instructions
system.cpu1.commit.commitCommittedOps 52669090 # The number of committed instructions
system.cpu1.commit.commitSquashedInsts 21302262 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 959413 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 549125 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 117050265 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.449970 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.406060 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 97973751 83.70% 83.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 9696174 8.28% 91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 2557084 2.18% 94.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 1440070 1.23% 95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 1185226 1.01% 96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 698819 0.60% 97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 1094067 0.93% 97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 501455 0.43% 98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 1903619 1.63% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 117050265 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 41354162 # Number of instructions committed
system.cpu1.commit.committedOps 52669090 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 18554516 # Number of memory references committed
system.cpu1.commit.loads 10921045 # Number of loads committed
system.cpu1.commit.membars 235754 # Number of memory barriers committed
system.cpu1.commit.branches 6572629 # Number of branches committed
system.cpu1.commit.fp_insts 5428 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 46931412 # Number of committed integer instructions.
system.cpu1.commit.function_calls 612362 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 1903619 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 187930171 # The number of ROB reads
system.cpu1.rob.rob_writes 151588010 # The number of ROB writes
system.cpu1.timesIdled 1544590 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 240945792 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 4782780444 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 41228335 # Number of Instructions Simulated
system.cpu1.committedOps 52543263 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 41228335 # Number of Instructions Simulated
system.cpu1.cpi 8.767349 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 8.767349 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.114060 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.114060 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 421568276 # number of integer regfile reads
system.cpu1.int_regfile_writes 62748878 # number of integer regfile writes
system.cpu1.fp_regfile_reads 4369 # number of floating regfile reads
system.cpu1.fp_regfile_writes 2038 # number of floating regfile writes
system.cpu1.misc_regfile_reads 99504542 # number of misc regfile reads
system.cpu1.misc_regfile_writes 498546 # number of misc regfile writes
system.cpu1.icache.replacements 696735 # number of replacements
system.cpu1.icache.tagsinuse 498.773379 # Cycle average of tags in use
system.cpu1.icache.total_refs 9395224 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 697247 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 13.474743 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 74291126000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 498.773379 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.974167 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.974167 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 9395224 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 9395224 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 9395224 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 9395224 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 9395224 # number of overall hits
system.cpu1.icache.overall_hits::total 9395224 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 755826 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 755826 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 755826 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 755826 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 755826 # number of overall misses
system.cpu1.icache.overall_misses::total 755826 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 11037584991 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 11037584991 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 11037584991 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 11037584991 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 11037584991 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 11037584991 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 10151050 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 10151050 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 10151050 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 10151050 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 10151050 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 10151050 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.074458 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.074458 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.074458 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14603.341233 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14603.341233 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14603.341233 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 1489994 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 235 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 6340.400000 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.writebacks::writebacks 33229 # number of writebacks
system.cpu1.icache.writebacks::total 33229 # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 58554 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 58554 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 58554 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 58554 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 58554 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 58554 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 697272 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 697272 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 697272 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 697272 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 697272 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 697272 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 8249763494 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 8249763494 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 8249763494 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 8249763494 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 8249763494 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 8249763494 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2572500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2572500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2572500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 2572500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.068690 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.068690 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.068690 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11831.485409 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11831.485409 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11831.485409 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 407382 # number of replacements
system.cpu1.dcache.tagsinuse 452.475492 # Cycle average of tags in use
system.cpu1.dcache.total_refs 14784663 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 407894 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 36.246336 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 72560362000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 452.475492 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.883741 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.883741 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 9748444 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 9748444 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 4751218 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 4751218 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 123467 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 123467 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 116541 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 116541 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 14499662 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 14499662 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 14499662 # number of overall hits
system.cpu1.dcache.overall_hits::total 14499662 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 454636 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 454636 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 1699248 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 1699248 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14155 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 14155 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10110 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 10110 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 2153884 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 2153884 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 2153884 # number of overall misses
system.cpu1.dcache.overall_misses::total 2153884 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6834637000 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6834637000 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 56740092404 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 56740092404 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 170503000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 170503000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 85674000 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 85674000 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 63574729404 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 63574729404 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 63574729404 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 63574729404 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 10203080 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 10203080 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 6450466 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 6450466 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 137622 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 137622 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 126651 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 126651 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 16653546 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 16653546 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 16653546 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 16653546 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.044559 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.263430 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.102854 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.079826 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.129335 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.129335 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15033.206785 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33391.295681 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12045.425645 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8474.183976 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29516.320008 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29516.320008 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 14003056 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 5014500 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 3116 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 133 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 4493.920411 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 37703.007519 # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 337879 # number of writebacks
system.cpu1.dcache.writebacks::total 337879 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 192117 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 192117 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1524857 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 1524857 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1136 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1136 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 1716974 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 1716974 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 1716974 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 1716974 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 262519 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 262519 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 174391 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 174391 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 13019 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 13019 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10105 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 10105 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 436910 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 436910 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 436910 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 436910 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 3282878000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3282878000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5492297055 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5492297055 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 117597000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 117597000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 55303500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 55303500 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2501 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2501 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8775175055 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 8775175055 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8775175055 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 8775175055 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 137933377000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 137933377000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 41618372048 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 41618372048 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 179551749048 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 179551749048 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025729 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027035 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.094600 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.079786 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026235 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026235 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12505.296759 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31494.154257 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 9032.721407 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5472.884711 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20084.628539 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20084.628539 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs no_value # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1308183454966 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1308183454966 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1308183454966 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1308183454966 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 38029 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 59437 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|