blob: d741bed7081c93881a7e06eeeb92c2abc1a14a22 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.403860 # Number of seconds simulated
sim_ticks 2403859810000 # Number of ticks simulated
final_tick 2403859810000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 189252 # Simulator instruction rate (inst/s)
host_op_rate 243065 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 7540617560 # Simulator tick rate (ticks/s)
host_mem_usage 419508 # Number of bytes of host memory used
host_seconds 318.79 # Real time elapsed on the host
sim_insts 60331162 # Number of instructions simulated
sim_ops 77486236 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::realview.clcd 114819072 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 510792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 7044824 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 65024 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 679232 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 768 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 188416 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 1352768 # Number of bytes read from this memory
system.physmem.bytes_read::total 124661152 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 510792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 65024 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 188416 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 764232 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3745216 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 1298452 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 159256 # Number of bytes written to this memory
system.physmem.bytes_written::cpu2.data 1558108 # Number of bytes written to this memory
system.physmem.bytes_written::total 6761032 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 14352384 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 14193 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 110111 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1016 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 10613 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 12 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 2944 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 21137 # Number of read requests responded to by this memory
system.physmem.num_reads::total 14512414 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 58519 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 324613 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 39814 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data 389527 # Number of write requests responded to by this memory
system.physmem.num_writes::total 812473 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47764463 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 27 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 53 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 212488 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 2930630 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 27 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 27050 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 282559 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 319 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 78381 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 562748 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51858745 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 212488 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 27050 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 78381 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 317919 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1558001 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 540153 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 66250 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu2.data 648169 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2812573 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1558001 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47764463 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 53 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 212488 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 3470783 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 27050 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 348809 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 319 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 78381 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 1210918 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54671318 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 13444811 # Number of read requests accepted
system.physmem.writeReqs 446538 # Number of write requests accepted
system.physmem.readBursts 13444811 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 446538 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 860467840 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 64 # Total number of bytes read from write queue
system.physmem.bytesWritten 2823232 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 109558976 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 2817972 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 1 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 402393 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 2368 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 835670 # Per bank write bursts
system.physmem.perBankRdBursts::1 835346 # Per bank write bursts
system.physmem.perBankRdBursts::2 835517 # Per bank write bursts
system.physmem.perBankRdBursts::3 836010 # Per bank write bursts
system.physmem.perBankRdBursts::4 837094 # Per bank write bursts
system.physmem.perBankRdBursts::5 837780 # Per bank write bursts
system.physmem.perBankRdBursts::6 837922 # Per bank write bursts
system.physmem.perBankRdBursts::7 839142 # Per bank write bursts
system.physmem.perBankRdBursts::8 840618 # Per bank write bursts
system.physmem.perBankRdBursts::9 843327 # Per bank write bursts
system.physmem.perBankRdBursts::10 843373 # Per bank write bursts
system.physmem.perBankRdBursts::11 843894 # Per bank write bursts
system.physmem.perBankRdBursts::12 845193 # Per bank write bursts
system.physmem.perBankRdBursts::13 844981 # Per bank write bursts
system.physmem.perBankRdBursts::14 844356 # Per bank write bursts
system.physmem.perBankRdBursts::15 844587 # Per bank write bursts
system.physmem.perBankWrBursts::0 2683 # Per bank write bursts
system.physmem.perBankWrBursts::1 2536 # Per bank write bursts
system.physmem.perBankWrBursts::2 2524 # Per bank write bursts
system.physmem.perBankWrBursts::3 3040 # Per bank write bursts
system.physmem.perBankWrBursts::4 3434 # Per bank write bursts
system.physmem.perBankWrBursts::5 3138 # Per bank write bursts
system.physmem.perBankWrBursts::6 2510 # Per bank write bursts
system.physmem.perBankWrBursts::7 2271 # Per bank write bursts
system.physmem.perBankWrBursts::8 2160 # Per bank write bursts
system.physmem.perBankWrBursts::9 2378 # Per bank write bursts
system.physmem.perBankWrBursts::10 2319 # Per bank write bursts
system.physmem.perBankWrBursts::11 2803 # Per bank write bursts
system.physmem.perBankWrBursts::12 3771 # Per bank write bursts
system.physmem.perBankWrBursts::13 3447 # Per bank write bursts
system.physmem.perBankWrBursts::14 2601 # Per bank write bursts
system.physmem.perBankWrBursts::15 2498 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 2402823771000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 13409088 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 35723 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 429341 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 17197 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 877930 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 852855 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 852810 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 941410 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 861042 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 915654 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2398641 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 2321801 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3038639 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 92226 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 84687 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 80541 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 77647 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 16577 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 16214 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 16108 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 100 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 100 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 98 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 97 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 96 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 95 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 95 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1920 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 2109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 2300 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 2423 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 2579 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 2455 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 2431 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 2665 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 2414 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 2438 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 2433 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 2373 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 2390 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 2400 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 2348 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 2337 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 2336 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 2315 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 27 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 19 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 865990 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 996.883419 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 964.040735 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 145.863432 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 8417 0.97% 0.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 8847 1.02% 1.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 6111 0.71% 2.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 842 0.10% 2.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 894 0.10% 2.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 743 0.09% 2.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 7672 0.89% 3.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 243 0.03% 3.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 832221 96.10% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 865990 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 2416 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 5564.893626 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 258050.737776 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-524287 2415 99.96% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.25829e+07-1.31072e+07 1 0.04% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 2416 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 2416 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 18.258692 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.106432 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 2.116221 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::1 1 0.04% 0.04% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::2 2 0.08% 0.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::3 2 0.08% 0.21% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4 1 0.04% 0.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::5 1 0.04% 0.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::7 1 0.04% 0.33% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::9 1 0.04% 0.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::11 2 0.08% 0.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::15 5 0.21% 0.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 486 20.12% 20.78% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 13 0.54% 21.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 855 35.39% 56.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 862 35.68% 92.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 56 2.32% 94.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 20 0.83% 95.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 20 0.83% 96.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 33 1.37% 97.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 16 0.66% 98.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 6 0.25% 98.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 6 0.25% 98.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::27 4 0.17% 99.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28 7 0.29% 99.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::29 6 0.25% 99.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30 4 0.17% 99.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::31 4 0.17% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32 2 0.08% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 2416 # Writes before turning the bus around for reads
system.physmem.totQLat 346456254750 # Total ticks spent queuing
system.physmem.totMemAccLat 598546442250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 67224050000 # Total ticks spent in databus transfers
system.physmem.avgQLat 25768.77 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 44518.77 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 357.95 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.17 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 45.58 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.17 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 2.81 # Data bus utilization in percentage
system.physmem.busUtilRead 2.80 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 8.26 # Average read queue length when enqueuing
system.physmem.avgWrQLen 5.37 # Average write queue length when enqueuing
system.physmem.readRowHits 12585053 # Number of row buffer hits during reads
system.physmem.writeRowHits 37880 # Number of row buffer hits during writes
system.physmem.readRowHitRate 93.61 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 85.81 # Row buffer hit rate for writes
system.physmem.avgGap 172972.67 # Average gap between requests
system.physmem.pageHitRate 93.58 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 2167576169750 # Time in different power states
system.physmem.memoryStateTime::REF 80270060000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 156010779000 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput 55668579 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 13780402 # Transaction distribution
system.membus.trans_dist::ReadResp 13780402 # Transaction distribution
system.membus.trans_dist::WriteReq 432242 # Transaction distribution
system.membus.trans_dist::WriteResp 432242 # Transaction distribution
system.membus.trans_dist::Writeback 17197 # Transaction distribution
system.membus.trans_dist::UpgradeReq 2368 # Transaction distribution
system.membus.trans_dist::UpgradeResp 2368 # Transaction distribution
system.membus.trans_dist::ReadExReq 28083 # Transaction distribution
system.membus.trans_dist::ReadExResp 28083 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 732930 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 220 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 952061 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 1685211 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 26818176 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 26818176 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 28503387 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 736825 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 440 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 5104244 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::total 5841509 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 107272704 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 107272704 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 113114213 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 133819459 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 417666500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 209500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer6.occupancy 14570118500 # Layer occupancy (ticks)
system.membus.reqLayer6.utilization 0.6 # Layer utilization (%)
system.membus.respLayer1.occupancy 1595700088 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 33207877250 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 1.4 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.l2c.tags.replacements 63255 # number of replacements
system.l2c.tags.tagsinuse 50395.732810 # Cycle average of tags in use
system.l2c.tags.total_refs 1749595 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 128654 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 13.599227 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 2375537274500 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 36859.250431 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.000018 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000124 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 5225.740605 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 3831.207928 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.993318 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 514.351835 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 694.414886 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 10.820575 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 1674.526375 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 1584.426715 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.562428 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.079738 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.058460 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000015 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.007848 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.010596 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000165 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.025551 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.024176 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.768978 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 6 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 65393 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 6 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 343 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2636 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 6462 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 55911 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.000092 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.997818 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 17684075 # Number of tag accesses
system.l2c.tags.data_accesses 17684075 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 8753 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 3188 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 465928 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 176871 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 2616 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 1178 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 130375 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 64441 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 18901 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 4190 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 282805 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 131860 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1291106 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 597736 # number of Writeback hits
system.l2c.Writeback_hits::total 597736 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 14 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 4 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 12 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 30 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu2.data 3 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 3 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 61703 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 18647 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 33305 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 113655 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 8753 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 3188 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 465928 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 238574 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 2616 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 1178 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 130375 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 83088 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 18901 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 4190 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 282805 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 165165 # number of demand (read+write) hits
system.l2c.demand_hits::total 1404761 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 8753 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 3188 # number of overall hits
system.l2c.overall_hits::cpu0.inst 465928 # number of overall hits
system.l2c.overall_hits::cpu0.data 238574 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 2616 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 1178 # number of overall hits
system.l2c.overall_hits::cpu1.inst 130375 # number of overall hits
system.l2c.overall_hits::cpu1.data 83088 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 18901 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 4190 # number of overall hits
system.l2c.overall_hits::cpu2.inst 282805 # number of overall hits
system.l2c.overall_hits::cpu2.data 165165 # number of overall hits
system.l2c.overall_hits::total 1404761 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 7567 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 6458 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 1016 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 1126 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 12 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 2945 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 2552 # number of ReadReq misses
system.l2c.ReadReq_misses::total 21680 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1411 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 481 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 1014 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2906 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 104401 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 9756 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 19200 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133357 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7567 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 110859 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1016 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 10882 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 12 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 2945 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 21752 # number of demand (read+write) misses
system.l2c.demand_misses::total 155037 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7567 # number of overall misses
system.l2c.overall_misses::cpu0.data 110859 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1016 # number of overall misses
system.l2c.overall_misses::cpu1.data 10882 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 12 # number of overall misses
system.l2c.overall_misses::cpu2.inst 2945 # number of overall misses
system.l2c.overall_misses::cpu2.data 21752 # number of overall misses
system.l2c.overall_misses::total 155037 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 74500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 71823500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 85564250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 881750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 224313750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 195090250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 577748000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 93996 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 139494 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 233490 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 706910231 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 1411869896 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 2118780127 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 74500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 71823500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 792474481 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 881750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 224313750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 1606960146 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 2696528127 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 74500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 71823500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 792474481 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 881750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 224313750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 1606960146 # number of overall miss cycles
system.l2c.overall_miss_latency::total 2696528127 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 8754 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 3190 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 473495 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 183329 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 2617 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 1178 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 131391 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 65567 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 18913 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 4190 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 285750 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 134412 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1312786 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 597736 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 597736 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1425 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 485 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 1026 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2936 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu2.data 3 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 3 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 166104 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 28403 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 52505 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247012 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 8754 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 3190 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 473495 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 349433 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 2617 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 1178 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 131391 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 93970 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 18913 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 4190 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 285750 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 186917 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1559798 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 8754 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 3190 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 473495 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 349433 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 2617 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 1178 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 131391 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 93970 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 18913 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 4190 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 285750 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 186917 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1559798 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000114 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000627 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.015981 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.035226 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000382 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.007733 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.017173 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000634 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.010306 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.018986 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.016514 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990175 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991753 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.988304 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.989782 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.628528 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.343485 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.365679 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.539881 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000114 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000627 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.015981 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.317254 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000382 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.007733 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.115803 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000634 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.010306 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.116373 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.099396 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000114 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000627 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.015981 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.317254 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000382 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.007733 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.115803 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000634 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.010306 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.116373 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.099396 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 74500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70692.421260 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 75989.564831 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 73479.166667 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 76167.657046 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 76446.022727 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 26648.892989 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 195.417879 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 137.568047 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 80.347557 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 72459.023268 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 73534.890417 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 15888.030827 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 74500 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 70692.421260 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 72824.341206 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 73479.166667 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 76167.657046 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 73876.431868 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 17392.803827 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 74500 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 70692.421260 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 72824.341206 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 73479.166667 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 76167.657046 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 73876.431868 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 17392.803827 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 58519 # number of writebacks
system.l2c.writebacks::total 58519 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu2.inst 1 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu2.data 11 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 12 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.data 11 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 12 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.data 11 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 12 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 1016 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 1126 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 12 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 2944 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 2541 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 7640 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 481 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 1014 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 1495 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 9756 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 19200 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 28956 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1016 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 10882 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 12 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 2944 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 21741 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 36596 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1016 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 10882 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 12 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 2944 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 21741 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 36596 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 62500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 58931500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 71567750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 736250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 187351500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 162682500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 481332000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4810481 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 10143513 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 14953994 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 583452269 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1173703604 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 1757155873 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 62500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 58931500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 655020019 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 736250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 187351500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 1336386104 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 2238487873 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 62500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 58931500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 655020019 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 736250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 187351500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 1336386104 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 2238487873 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25035167000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26291907500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 51327074500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 936937545 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 8534582000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 9471519545 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25972104545 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 34826489500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 60798594045 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000382 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.007733 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017173 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000634 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.010303 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.018905 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.005820 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991753 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.988304 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.509196 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.343485 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.365679 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.117225 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000382 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007733 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.115803 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000634 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.010303 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.116314 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.023462 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000382 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007733 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.115803 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000634 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.010303 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.116314 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.023462 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 58003.444882 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63559.280639 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 61354.166667 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 63638.417120 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 64023.022432 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 63001.570681 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10003.464497 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10002.671572 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 59804.455617 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 61130.396042 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 60683.653578 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 58003.444882 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 60192.980978 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 61354.166667 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 63638.417120 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 61468.474495 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 61167.555826 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 58003.444882 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 60192.980978 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 61354.166667 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 63638.417120 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 61468.474495 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 61167.555826 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.toL2Bus.throughput 58812389 # Throughput (bytes/s)
system.toL2Bus.trans_dist::ReadReq 1022771 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 1022770 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 432242 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 432242 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 265826 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 1511 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 3 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 1514 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 80908 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 80908 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 834992 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2422460 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 15408 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 52756 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 3325616 # Packet count per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 26696960 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 37444261 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 21472 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 86120 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size::total 64248813 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.data_through_bus 141273763 # Total data (bytes)
system.toL2Bus.snoop_data_through_bus 102976 # Total snoop data (bytes)
system.toL2Bus.reqLayer0.occupancy 2181217728 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1881226404 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 1849082178 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 10054967 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 31351984 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.throughput 48758810 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 13772718 # Transaction distribution
system.iobus.trans_dist::ReadResp 13772718 # Transaction distribution
system.iobus.trans_dist::WriteReq 2835 # Transaction distribution
system.iobus.trans_dist::WriteResp 2835 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 11646 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 3040 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 258 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 717678 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 732930 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 26818176 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total 26818176 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 27551106 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 15610 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 6080 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 516 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 714003 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 736825 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 107272704 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::total 107272704 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 108009529 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 117209343 # Total data (bytes)
system.iobus.reqLayer0.occupancy 8145000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 1520000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 20000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 129000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 359342000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 13409088000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%)
system.iobus.respLayer0.occupancy 730095000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 33780437750 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 1.4 # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 7992228 # DTB read hits
system.cpu0.dtb.read_misses 6211 # DTB read misses
system.cpu0.dtb.write_hits 6585208 # DTB write hits
system.cpu0.dtb.write_misses 1983 # DTB write misses
system.cpu0.dtb.flush_tlb 556 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 676 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 5702 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 117 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 210 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 7998439 # DTB read accesses
system.cpu0.dtb.write_accesses 6587191 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 14577436 # DTB hits
system.cpu0.dtb.misses 8194 # DTB misses
system.cpu0.dtb.accesses 14585630 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.inst_hits 32348466 # ITB inst hits
system.cpu0.itb.inst_misses 3468 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 556 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 676 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 2648 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 32351934 # ITB inst accesses
system.cpu0.itb.hits 32348466 # DTB hits
system.cpu0.itb.misses 3468 # DTB misses
system.cpu0.itb.accesses 32351934 # DTB accesses
system.cpu0.numCycles 113676157 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 31863567 # Number of instructions committed
system.cpu0.committedOps 42010857 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 37388293 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 5018 # Number of float alu accesses
system.cpu0.num_func_calls 1197302 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 4248978 # number of instructions that are conditional controls
system.cpu0.num_int_insts 37388293 # number of integer instructions
system.cpu0.num_fp_insts 5018 # number of float instructions
system.cpu0.num_int_register_reads 193803982 # number of times the integer registers were read
system.cpu0.num_int_register_writes 39520708 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 3589 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 1430 # number of times the floating registers were written
system.cpu0.num_mem_refs 15242780 # number of memory refs
system.cpu0.num_load_insts 8359522 # Number of load instructions
system.cpu0.num_store_insts 6883258 # Number of store instructions
system.cpu0.num_idle_cycles 110978931.176812 # Number of idle cycles
system.cpu0.num_busy_cycles 2697225.823188 # Number of busy cycles
system.cpu0.not_idle_fraction 0.023727 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.976273 # Percentage of idle cycles
system.cpu0.Branches 5616963 # Number of branches fetched
system.cpu0.op_class::No_OpClass 14526 0.03% 0.03% # Class of executed instruction
system.cpu0.op_class::IntAlu 26777156 63.63% 63.66% # Class of executed instruction
system.cpu0.op_class::IntMult 49712 0.12% 63.78% # Class of executed instruction
system.cpu0.op_class::IntDiv 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::FloatAdd 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 1435 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 63.78% # Class of executed instruction
system.cpu0.op_class::MemRead 8359522 19.86% 83.64% # Class of executed instruction
system.cpu0.op_class::MemWrite 6883258 16.36% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 42085609 # Class of executed instruction
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 82892 # number of quiesce instructions executed
system.cpu0.icache.tags.replacements 891568 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.602608 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 43675041 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 892080 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 48.958660 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 8174940250 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 493.966915 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 7.710732 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 9.924961 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.964779 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.015060 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.019385 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999224 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 214 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 164 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 45483451 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 45483451 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 31876897 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 8043794 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 3754350 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 43675041 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 31876897 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 8043794 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 3754350 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 43675041 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 31876897 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 8043794 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 3754350 # number of overall hits
system.cpu0.icache.overall_hits::total 43675041 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 474237 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 131660 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 310425 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 916322 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 474237 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 131660 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 310425 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 916322 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 474237 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 131660 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 310425 # number of overall misses
system.cpu0.icache.overall_misses::total 916322 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1777118000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4193284063 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 5970402063 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 1777118000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 4193284063 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 5970402063 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 1777118000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 4193284063 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 5970402063 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 32351134 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 8175454 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 4064775 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 44591363 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 32351134 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 8175454 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 4064775 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 44591363 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 32351134 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 8175454 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 4064775 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 44591363 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014659 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.016104 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.076370 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.020549 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014659 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.016104 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.076370 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.020549 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014659 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.016104 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.076370 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.020549 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13497.782166 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13508.203473 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 6515.615758 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13497.782166 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13508.203473 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 6515.615758 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13497.782166 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13508.203473 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 6515.615758 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 3442 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 244 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 14.106557 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 24233 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 24233 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu2.inst 24233 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 24233 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu2.inst 24233 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 24233 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 131660 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 286192 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 417852 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 131660 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 286192 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 417852 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 131660 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 286192 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 417852 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1513402000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3408270326 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4921672326 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1513402000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3408270326 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4921672326 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1513402000 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3408270326 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4921672326 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.016104 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.070408 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009371 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.016104 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.070408 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.009371 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.016104 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.070408 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.009371 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11494.774419 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11909.034236 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11778.506088 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11494.774419 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11909.034236 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11778.506088 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11494.774419 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11909.034236 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11778.506088 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements 629808 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.997118 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 23216736 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 630320 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 36.833253 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 21768000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 497.011918 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 8.087644 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 6.897556 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.970726 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.015796 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.013472 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 196 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 298 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 98838984 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 98838984 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 6862400 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 1819912 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 4640111 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 13322423 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 5954558 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 1318615 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 2132591 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 9405764 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131484 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 33204 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 73477 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 238165 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137939 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 34940 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 74507 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 247386 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 12816958 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 3138527 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 6772702 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 22728187 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 12816958 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 3138527 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 6772702 # number of overall hits
system.cpu0.dcache.overall_hits::total 22728187 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 176874 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 63831 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 275088 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 515793 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 167529 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 28888 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 614266 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 810683 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6455 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1736 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3758 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 11949 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu2.data 3 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 3 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 344403 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 92719 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 889354 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1326476 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 344403 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 92719 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 889354 # number of overall misses
system.cpu0.dcache.overall_misses::total 1326476 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 908477250 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 3946035800 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4854513050 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 993858250 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 22101160686 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 23095018936 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 22777000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 50452248 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 73229248 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 39000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 39000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 1902335500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 26047196486 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 27949531986 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 1902335500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 26047196486 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 27949531986 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 7039274 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 1883743 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 4915199 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 13838216 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 6122087 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 1347503 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 2746857 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 10216447 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 137939 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 34940 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 77235 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 250114 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 137939 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 34940 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 74510 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 247389 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 13161361 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 3231246 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 7662056 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 24054663 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 13161361 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 3231246 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 7662056 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 24054663 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.025127 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033885 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.055967 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.037273 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027365 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021438 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.223625 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.079351 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046796 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.049685 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.048657 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047774 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000040 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000012 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026168 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028695 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.116073 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.055144 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026168 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028695 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.116073 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.055144 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14232.539832 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14344.630809 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 9411.746670 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 34403.844157 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 35979.788375 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28488.347401 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13120.391705 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13425.292177 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6128.483388 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20517.213300 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 29287.771220 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21070.514646 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 20517.213300 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 29287.771220 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21070.514646 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 7838 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 2641 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 847 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 52 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.253837 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 50.788462 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 597736 # number of writebacks
system.cpu0.dcache.writebacks::total 597736 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 143982 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 143982 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 560780 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 560780 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 407 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 407 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 704762 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 704762 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 704762 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 704762 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 63831 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 131106 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 194937 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 28888 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 53486 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 82374 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1736 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3351 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5087 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 3 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 3 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 92719 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 184592 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 277311 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 92719 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 184592 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 277311 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 780623750 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1700229865 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2480853615 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 933509750 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1853484745 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2786994495 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 19304000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 38850752 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 58154752 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 33000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 33000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1714133500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3553714610 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5267848110 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1714133500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3553714610 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5267848110 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27350994000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 28703901500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 56054895500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1444132955 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 13356723550 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 14800856505 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28795126955 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 42060625050 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 70855752005 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033885 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.026674 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014087 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021438 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019472 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008063 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.049685 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.043387 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020339 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000040 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000012 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028695 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.024092 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.011528 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028695 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.024092 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.011528 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12229.539722 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12968.360449 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12726.437849 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32314.793340 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34653.642916 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33833.424321 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11119.815668 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11593.778574 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11432.033025 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 18487.402798 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 19251.726023 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18996.174367 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 18487.402798 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 19251.726023 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18996.174367 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 2096820 # DTB read hits
system.cpu1.dtb.read_misses 2107 # DTB read misses
system.cpu1.dtb.write_hits 1423125 # DTB write hits
system.cpu1.dtb.write_misses 370 # DTB write misses
system.cpu1.dtb.flush_tlb 554 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 233 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 12 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 1777 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 37 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 78 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 2098927 # DTB read accesses
system.cpu1.dtb.write_accesses 1423495 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 3519945 # DTB hits
system.cpu1.dtb.misses 2477 # DTB misses
system.cpu1.dtb.accesses 3522422 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.inst_hits 8175454 # ITB inst hits
system.cpu1.itb.inst_misses 1196 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 554 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 233 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 12 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 946 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 8176650 # ITB inst accesses
system.cpu1.itb.hits 8175454 # DTB hits
system.cpu1.itb.misses 1196 # DTB misses
system.cpu1.itb.accesses 8176650 # DTB accesses
system.cpu1.numCycles 584791217 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 7972563 # Number of instructions committed
system.cpu1.committedOps 10134873 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 9111769 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 2002 # Number of float alu accesses
system.cpu1.num_func_calls 305506 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 1114419 # number of instructions that are conditional controls
system.cpu1.num_int_insts 9111769 # number of integer instructions
system.cpu1.num_fp_insts 2002 # number of float instructions
system.cpu1.num_int_register_reads 53111503 # number of times the integer registers were read
system.cpu1.num_int_register_writes 9891567 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 1488 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 516 # number of times the floating registers were written
system.cpu1.num_mem_refs 3688880 # number of memory refs
system.cpu1.num_load_insts 2190803 # Number of load instructions
system.cpu1.num_store_insts 1498077 # Number of store instructions
system.cpu1.num_idle_cycles 549443201.253140 # Number of idle cycles
system.cpu1.num_busy_cycles 35348015.746859 # Number of busy cycles
system.cpu1.not_idle_fraction 0.060446 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.939554 # Percentage of idle cycles
system.cpu1.Branches 1447411 # Number of branches fetched
system.cpu1.op_class::No_OpClass 5397 0.05% 0.05% # Class of executed instruction
system.cpu1.op_class::IntAlu 6618001 64.10% 64.15% # Class of executed instruction
system.cpu1.op_class::IntMult 11557 0.11% 64.27% # Class of executed instruction
system.cpu1.op_class::IntDiv 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::FloatAdd 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 298 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 64.27% # Class of executed instruction
system.cpu1.op_class::MemRead 2190803 21.22% 85.49% # Class of executed instruction
system.cpu1.op_class::MemWrite 1498077 14.51% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 10324133 # Class of executed instruction
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.branchPred.lookups 4844951 # Number of BP lookups
system.cpu2.branchPred.condPredicted 3958364 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 223288 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 3209464 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 2561917 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 79.823827 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 415777 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 21493 # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.dtb.inst_hits 0 # ITB inst hits
system.cpu2.dtb.inst_misses 0 # ITB inst misses
system.cpu2.dtb.read_hits 10946099 # DTB read hits
system.cpu2.dtb.read_misses 23259 # DTB read misses
system.cpu2.dtb.write_hits 3358425 # DTB write hits
system.cpu2.dtb.write_misses 6569 # DTB write misses
system.cpu2.dtb.flush_tlb 552 # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid 530 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries 2341 # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults 761 # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults 169 # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults 490 # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses 10969358 # DTB read accesses
system.cpu2.dtb.write_accesses 3364994 # DTB write accesses
system.cpu2.dtb.inst_accesses 0 # ITB inst accesses
system.cpu2.dtb.hits 14304524 # DTB hits
system.cpu2.dtb.misses 29828 # DTB misses
system.cpu2.dtb.accesses 14334352 # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.itb.inst_hits 4066170 # ITB inst hits
system.cpu2.itb.inst_misses 4558 # ITB inst misses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.flush_tlb 552 # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid 530 # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries 1650 # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults 1020 # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.inst_accesses 4070728 # ITB inst accesses
system.cpu2.itb.hits 4066170 # DTB hits
system.cpu2.itb.misses 4558 # DTB misses
system.cpu2.itb.accesses 4070728 # DTB accesses
system.cpu2.numCycles 88357644 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles 9387256 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 32765333 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 4844951 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 2977694 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 6914165 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 1793026 # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles 51157 # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.BlockedCycles 18399919 # Number of cycles fetch has spent blocked
system.cpu2.fetch.MiscStallCycles 356 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles 937 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles 34522 # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles 732881 # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles 499 # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines 4064781 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 291170 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes 1939 # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples 36763653 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 1.071353 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 2.456601 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 29854695 81.21% 81.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 388351 1.06% 82.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 517738 1.41% 83.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 822514 2.24% 85.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 639820 1.74% 87.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 344469 0.94% 88.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 1061447 2.89% 91.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 231777 0.63% 92.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 2902842 7.90% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 36763653 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.054833 # Number of branch fetches per cycle
system.cpu2.fetch.rate 0.370826 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 9873812 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 19124591 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 6319657 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 254865 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 1189808 # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved 613364 # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred 53448 # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts 37275302 # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts 179889 # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles 1189808 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 10379118 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 2802247 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 11780210 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 6098002 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 4513356 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 35160533 # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents 386 # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents 2869122 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents 3154793 # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents 689173 # Number of times rename has blocked due to SQ full
system.cpu2.rename.FullRegisterEvents 383 # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands 37744497 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 162187083 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 149521715 # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups 3412 # Number of floating rename lookups
system.cpu2.rename.CommittedMaps 26544575 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 11199921 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 286052 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 262435 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 2598030 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 6687505 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 3927813 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 542106 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 758032 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 32441943 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 511673 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 34839204 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 63540 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 7431415 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 19915523 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 154345 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 36763653 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 0.947653 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 1.617979 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 24294475 66.08% 66.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 3786923 10.30% 76.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 2217252 6.03% 82.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 1918473 5.22% 87.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 2844306 7.74% 95.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 967223 2.63% 98.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 535277 1.46% 99.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 160435 0.44% 99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 39289 0.11% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 36763653 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 19487 1.25% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 1 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 1415927 90.74% 91.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 124952 8.01% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 8595 0.02% 0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 19842102 56.95% 56.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 28105 0.08% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 10 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 10 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 382 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 10 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 11432468 32.81% 89.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 3527522 10.13% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 34839204 # Type of FU issued
system.cpu2.iq.rate 0.394298 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 1560367 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.044788 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 108088247 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 40390587 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 28132113 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 7428 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 3949 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 3288 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 36387010 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 3966 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 216264 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 1592400 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 1668 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 9845 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 582754 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 5289504 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 343573 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 1189808 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 2192287 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 292580 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 33037931 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 55534 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 6687505 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 3927813 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 368987 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 60475 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 207427 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 9845 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 107337 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 89487 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 196824 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 33922204 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 11159492 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 917000 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 84315 # number of nop insts executed
system.cpu2.iew.exec_refs 14652861 # number of memory reference insts executed
system.cpu2.iew.exec_branches 3774133 # Number of branches executed
system.cpu2.iew.exec_stores 3493369 # Number of stores executed
system.cpu2.iew.exec_rate 0.383919 # Inst execution rate
system.cpu2.iew.wb_sent 33519345 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 28135401 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 16326972 # num instructions producing a value
system.cpu2.iew.wb_consumers 29693548 # num instructions consuming a value
system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate 0.318426 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.549849 # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts 7376982 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 357328 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 170683 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 35573653 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 0.713892 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 1.756913 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 26733174 75.15% 75.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 4358118 12.25% 87.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 1232607 3.46% 90.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 662996 1.86% 92.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 505200 1.42% 94.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 312825 0.88% 95.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 424269 1.19% 96.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 302810 0.85% 97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 1041654 2.93% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 35573653 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 20550287 # Number of instructions committed
system.cpu2.commit.committedOps 25395761 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 8440164 # Number of memory references committed
system.cpu2.commit.loads 5095105 # Number of loads committed
system.cpu2.commit.membars 94591 # Number of memory barriers committed
system.cpu2.commit.branches 3237542 # Number of branches committed
system.cpu2.commit.fp_insts 3235 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 22655353 # Number of committed integer instructions.
system.cpu2.commit.function_calls 295831 # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu 16928638 66.66% 66.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult 26577 0.10% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc 382 0.00% 66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead 5095105 20.06% 86.83% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite 3345059 13.17% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total 25395761 # Class of committed instruction
system.cpu2.commit.bw_lim_events 1041654 # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads 66778885 # The number of ROB reads
system.cpu2.rob.rob_writes 66779605 # The number of ROB writes
system.cpu2.timesIdled 362907 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 51593991 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 3545947336 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 20495032 # Number of Instructions Simulated
system.cpu2.committedOps 25340506 # Number of Ops (including micro ops) Simulated
system.cpu2.cpi 4.311174 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 4.311174 # CPI: Total CPI of All Threads
system.cpu2.ipc 0.231955 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 0.231955 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 157422880 # number of integer regfile reads
system.cpu2.int_regfile_writes 29963931 # number of integer regfile writes
system.cpu2.fp_regfile_reads 46839 # number of floating regfile reads
system.cpu2.fp_regfile_writes 45210 # number of floating regfile writes
system.cpu2.misc_regfile_reads 66597785 # number of misc regfile reads
system.cpu2.misc_regfile_writes 297300 # number of misc regfile writes
system.iocache.tags.replacements 0 # number of replacements
system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses 0 # Number of tag accesses
system.iocache.tags.data_accesses 0 # Number of data accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1536043103750 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1536043103750 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1536043103750 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1536043103750 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|