blob: 8e01cba8d10e15dbc6dd7140700df91c801fa2b9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.403854 # Number of seconds simulated
sim_ticks 2403853586500 # Number of ticks simulated
final_tick 2403853586500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 171159 # Simulator instruction rate (inst/s)
host_op_rate 219830 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 6819657603 # Simulator tick rate (ticks/s)
host_mem_usage 469520 # Number of bytes of host memory used
host_seconds 352.49 # Real time elapsed on the host
sim_insts 60331708 # Number of instructions simulated
sim_ops 77487722 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::realview.clcd 114819072 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 512776 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 7053720 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 63616 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 681152 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 640 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 186368 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 1342304 # Number of bytes read from this memory
system.physmem.bytes_read::total 124659968 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 512776 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 63616 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 186368 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 762760 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3743360 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 1298364 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 159256 # Number of bytes written to this memory
system.physmem.bytes_written::cpu2.data 1558196 # Number of bytes written to this memory
system.physmem.bytes_written::total 6759176 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 14352384 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 14224 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 110250 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 994 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 10643 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 10 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 2912 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 20981 # Number of read requests responded to by this memory
system.physmem.num_reads::total 14512403 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 58490 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 324591 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 39814 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data 389549 # Number of write requests responded to by this memory
system.physmem.num_writes::total 812444 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47764586 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 27 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 53 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 213314 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 2934338 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 27 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 26464 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 283358 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 266 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.itb.walker 27 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 77529 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 558397 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51858386 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 213314 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 26464 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 77529 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 317307 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1557233 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 540118 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 66250 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu2.data 648208 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2811809 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1557233 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47764586 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 53 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 213314 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 3474456 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 26464 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 349609 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 266 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.itb.walker 27 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 77529 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 1206604 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54670195 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 13446822 # Number of read requests accepted
system.physmem.writeReqs 446449 # Number of write requests accepted
system.physmem.readBursts 13446822 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 446449 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 860596480 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 128 # Total number of bytes read from write queue
system.physmem.bytesWritten 2823168 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 109564448 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 2810956 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 2 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 402307 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 2362 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 835680 # Per bank write bursts
system.physmem.perBankRdBursts::1 835344 # Per bank write bursts
system.physmem.perBankRdBursts::2 835508 # Per bank write bursts
system.physmem.perBankRdBursts::3 835965 # Per bank write bursts
system.physmem.perBankRdBursts::4 837088 # Per bank write bursts
system.physmem.perBankRdBursts::5 837779 # Per bank write bursts
system.physmem.perBankRdBursts::6 837907 # Per bank write bursts
system.physmem.perBankRdBursts::7 839147 # Per bank write bursts
system.physmem.perBankRdBursts::8 840641 # Per bank write bursts
system.physmem.perBankRdBursts::9 843268 # Per bank write bursts
system.physmem.perBankRdBursts::10 843373 # Per bank write bursts
system.physmem.perBankRdBursts::11 843869 # Per bank write bursts
system.physmem.perBankRdBursts::12 845852 # Per bank write bursts
system.physmem.perBankRdBursts::13 846016 # Per bank write bursts
system.physmem.perBankRdBursts::14 844806 # Per bank write bursts
system.physmem.perBankRdBursts::15 844577 # Per bank write bursts
system.physmem.perBankWrBursts::0 2668 # Per bank write bursts
system.physmem.perBankWrBursts::1 2526 # Per bank write bursts
system.physmem.perBankWrBursts::2 2530 # Per bank write bursts
system.physmem.perBankWrBursts::3 3005 # Per bank write bursts
system.physmem.perBankWrBursts::4 3419 # Per bank write bursts
system.physmem.perBankWrBursts::5 3167 # Per bank write bursts
system.physmem.perBankWrBursts::6 2515 # Per bank write bursts
system.physmem.perBankWrBursts::7 2303 # Per bank write bursts
system.physmem.perBankWrBursts::8 2186 # Per bank write bursts
system.physmem.perBankWrBursts::9 2396 # Per bank write bursts
system.physmem.perBankWrBursts::10 2346 # Per bank write bursts
system.physmem.perBankWrBursts::11 2792 # Per bank write bursts
system.physmem.perBankWrBursts::12 3710 # Per bank write bursts
system.physmem.perBankWrBursts::13 3446 # Per bank write bursts
system.physmem.perBankWrBursts::14 2600 # Per bank write bursts
system.physmem.perBankWrBursts::15 2503 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 2402817511500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 8 # Read request sizes (log2)
system.physmem.readPktSize::3 13411280 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 35534 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 429363 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 17086 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 867414 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 844196 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 838512 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 839224 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 838671 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 838847 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2475363 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 2475187 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3292199 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 20391 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 19694 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 19741 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 19565 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 19474 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 19175 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 19145 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 22 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 97 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 97 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 96 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 95 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 95 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1147 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 1244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 1477 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 1625 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 1655 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 1647 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 1678 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 1696 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 1634 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 1798 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 1677 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 1653 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 1860 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 1651 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 1605 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 1601 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 1586 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 921 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 694 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 710 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 756 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 736 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 686 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 713 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 689 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 683 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 692 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 654 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 671 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 647 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 642 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 640 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 638 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 638 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 635 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 635 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 638 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 646 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 10 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 844644 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 1019.942660 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 1014.395909 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 58.300980 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 1516 0.18% 0.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 1237 0.15% 0.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 570 0.07% 0.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 375 0.04% 0.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 256 0.03% 0.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 198 0.02% 0.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 155 0.02% 0.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 158 0.02% 0.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 840179 99.47% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 844644 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 1621 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 8295.373226 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 315033.644502 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-524287 1620 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.25829e+07-1.31072e+07 1 0.06% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 1621 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 1621 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 27.212832 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 24.563019 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 12.121341 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::1 1 0.06% 0.06% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::2 2 0.12% 0.19% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::3 1 0.06% 0.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4 1 0.06% 0.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::5 1 0.06% 0.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::7 1 0.06% 0.43% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::9 1 0.06% 0.49% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12 2 0.12% 0.62% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::15 6 0.37% 0.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 488 30.10% 31.09% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 27 1.67% 32.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 60 3.70% 36.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 333 20.54% 57.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 10 0.62% 57.62% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 3 0.19% 57.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 2 0.12% 57.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 3 0.19% 58.11% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 2 0.12% 58.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 3 0.19% 58.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 5 0.31% 58.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::27 4 0.25% 58.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28 5 0.31% 59.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::29 7 0.43% 59.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30 3 0.19% 59.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::31 2 0.12% 60.02% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32 8 0.49% 60.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::33 2 0.12% 60.64% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::34 1 0.06% 60.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::39 50 3.08% 63.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40 4 0.25% 64.03% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::41 167 10.30% 74.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::42 328 20.23% 94.57% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::43 16 0.99% 95.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44 15 0.93% 96.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::45 23 1.42% 97.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::46 17 1.05% 98.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::47 13 0.80% 99.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48 2 0.12% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::49 2 0.12% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 1621 # Writes before turning the bus around for reads
system.physmem.totQLat 510864117000 # Total ticks spent queuing
system.physmem.totMemAccLat 601782495750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 67234100000 # Total ticks spent in databus transfers
system.physmem.totBankLat 23684278750 # Total ticks spent accessing banks
system.physmem.avgQLat 37991.44 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 1761.33 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 44752.77 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 358.01 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.17 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 45.58 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.17 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 2.81 # Data bus utilization in percentage
system.physmem.busUtilRead 2.80 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 8.42 # Average read queue length when enqueuing
system.physmem.avgWrQLen 5.41 # Average write queue length when enqueuing
system.physmem.readRowHits 12595156 # Number of row buffer hits during reads
system.physmem.writeRowHits 38053 # Number of row buffer hits during writes
system.physmem.readRowHitRate 93.67 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 86.21 # Row buffer hit rate for writes
system.physmem.avgGap 172948.29 # Average gap between requests
system.physmem.pageHitRate 93.64 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 2.74 # Percentage of time for which DRAM has all the banks in precharge state
system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput 55667457 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 13781916 # Transaction distribution
system.membus.trans_dist::ReadResp 13781916 # Transaction distribution
system.membus.trans_dist::WriteReq 432200 # Transaction distribution
system.membus.trans_dist::WriteResp 432200 # Transaction distribution
system.membus.trans_dist::Writeback 17086 # Transaction distribution
system.membus.trans_dist::UpgradeReq 2361 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution
system.membus.trans_dist::UpgradeResp 2362 # Transaction distribution
system.membus.trans_dist::ReadExReq 27973 # Transaction distribution
system.membus.trans_dist::ReadExResp 27973 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 731598 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 210 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 951620 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 1683428 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 26822560 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 26822560 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 28505988 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 735468 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 420 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 5085164 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::total 5821052 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 107290240 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 107290240 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 113111292 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 133816415 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 416850000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 198000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer6.occupancy 14576843000 # Layer occupancy (ticks)
system.membus.reqLayer6.utilization 0.6 # Layer utilization (%)
system.membus.respLayer1.occupancy 1595419615 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 33523642000 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 1.4 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.l2c.tags.replacements 63235 # number of replacements
system.l2c.tags.tagsinuse 50381.174231 # Cycle average of tags in use
system.l2c.tags.total_refs 1749008 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 128627 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 13.597518 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 2375559570500 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 36838.397677 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.000018 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000124 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 5238.516596 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 3833.196793 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.993316 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 493.229672 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 688.317801 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 8.879272 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.itb.walker 0.004789 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 1684.639749 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 1594.998425 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.562109 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.079933 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.058490 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000015 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.007526 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.010503 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000135 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.025706 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.024338 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.768756 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 6 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 65386 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 6 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 337 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2640 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 6490 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 55882 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.000092 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.997711 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 17681539 # Number of tag accesses
system.l2c.tags.data_accesses 17681539 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 8692 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 3137 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 468000 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 177035 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 2622 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 1183 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 129681 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 64527 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 18896 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 4217 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 281169 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 131701 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1290860 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 597704 # number of Writeback hits
system.l2c.Writeback_hits::total 597704 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 14 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 4 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 15 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 33 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu2.data 3 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 3 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 61997 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 18431 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 33199 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 113627 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 8692 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 3137 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 468000 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 239032 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 2622 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 1183 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 129681 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 82958 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 18896 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 4217 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 281169 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 164900 # number of demand (read+write) hits
system.l2c.demand_hits::total 1404487 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 8692 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 3137 # number of overall hits
system.l2c.overall_hits::cpu0.inst 468000 # number of overall hits
system.l2c.overall_hits::cpu0.data 239032 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 2622 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 1183 # number of overall hits
system.l2c.overall_hits::cpu1.inst 129681 # number of overall hits
system.l2c.overall_hits::cpu1.data 82958 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 18896 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 4217 # number of overall hits
system.l2c.overall_hits::cpu2.inst 281169 # number of overall hits
system.l2c.overall_hits::cpu2.data 164900 # number of overall hits
system.l2c.overall_hits::total 1404487 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 7598 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 6467 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 994 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 1116 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 10 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 2913 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 2538 # number of ReadReq misses
system.l2c.ReadReq_misses::total 21641 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1418 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 468 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 1020 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2906 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu2.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 104538 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 9799 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 19047 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133384 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7598 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 111005 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 994 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 10915 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 10 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 2913 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 21585 # number of demand (read+write) misses
system.l2c.demand_misses::total 155025 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7598 # number of overall misses
system.l2c.overall_misses::cpu0.data 111005 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu1.inst 994 # number of overall misses
system.l2c.overall_misses::cpu1.data 10915 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 10 # number of overall misses
system.l2c.overall_misses::cpu2.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu2.inst 2913 # number of overall misses
system.l2c.overall_misses::cpu2.data 21585 # number of overall misses
system.l2c.overall_misses::total 155025 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 74500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 70385750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 86555000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 790250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.itb.walker 75000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 219321000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 195686250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 572887750 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 93996 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 139994 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 233990 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 724629978 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 1410364149 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 2134994127 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 74500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 70385750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 811184978 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 790250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.itb.walker 75000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 219321000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 1606050399 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 2707881877 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 74500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 70385750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 811184978 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 790250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.itb.walker 75000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 219321000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 1606050399 # number of overall miss cycles
system.l2c.overall_miss_latency::total 2707881877 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 8693 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 3139 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 475598 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 183502 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 2623 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 1183 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 130675 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 65643 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 18906 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 4218 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 284082 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 134239 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1312501 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 597704 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 597704 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1432 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 472 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 1035 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2939 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu2.data 4 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 4 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 166535 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 28230 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 52246 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247011 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 8693 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 3139 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 475598 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 350037 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 2623 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 1183 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 130675 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 93873 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 18906 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 4218 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 284082 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 186485 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1559512 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 8693 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 3139 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 475598 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 350037 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 2623 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 1183 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 130675 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 93873 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 18906 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 4218 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 284082 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 186485 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1559512 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000637 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.015976 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.035242 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000381 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.007607 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.017001 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000529 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000237 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.010254 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.018907 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.016488 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990223 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991525 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.985507 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.988772 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu2.data 0.250000 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.250000 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.627724 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.347113 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.364564 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.539992 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000637 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.015976 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.317124 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000381 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.007607 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.116274 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000529 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.itb.walker 0.000237 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.010254 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.115747 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.099406 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000637 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.015976 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.317124 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000381 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.007607 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.116274 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000529 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.itb.walker 0.000237 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.010254 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.115747 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.099406 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 74500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70810.613682 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 77558.243728 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 79025 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 75000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 75290.422245 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 77102.541371 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 26472.332609 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 200.846154 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 137.249020 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 80.519615 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73949.380345 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 74046.524335 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 16006.373531 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 74500 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 70810.613682 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 74318.367201 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 79025 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.itb.walker 75000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 75290.422245 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 74405.855872 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 17467.388337 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 74500 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 70810.613682 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 74318.367201 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 79025 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.itb.walker 75000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 75290.422245 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 74405.855872 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 17467.388337 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 58490 # number of writebacks
system.l2c.writebacks::total 58490 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu2.inst 1 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu2.data 11 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 12 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.data 11 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 12 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.data 11 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 12 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 994 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 1116 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 10 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 2912 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 2527 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 7561 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 468 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 1020 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 1488 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu2.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 9799 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 19047 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 28846 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 994 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 10915 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 10 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 2912 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 21574 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 36407 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 994 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 10915 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 10 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 2912 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 21574 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 36407 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 62500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 57779750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 72669000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 666250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 62500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 182779750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 163556500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 477576250 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4680468 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 10201020 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 14881488 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data 10001 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 600655022 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1172932351 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 1773587373 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 62500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 57779750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 673324022 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 666250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 62500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 182779750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 1336488851 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 2251163623 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 62500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 57779750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 673324022 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 666250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 62500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 182779750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 1336488851 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 2251163623 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25059808500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26177769250 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 51237577750 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 932383523 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 8518108000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 9450491523 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25992192023 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 34695877250 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 60688069273 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000381 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.007607 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017001 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000529 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.010251 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.018825 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.005761 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991525 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.985507 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.506295 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data 0.250000 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.250000 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.347113 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.364564 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.116780 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000381 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007607 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.116274 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000529 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.010251 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.115688 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.023345 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000381 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007607 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.116274 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000529 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.010251 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.115688 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.023345 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 58128.521127 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65115.591398 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 66625 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 62767.771291 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 64723.585279 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 63163.106732 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61297.583631 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 61580.949808 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 61484.690182 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 58128.521127 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61687.954375 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 66625 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 62767.771291 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 61949.052146 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 61833.263466 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 58128.521127 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61687.954375 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 66625 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 62767.771291 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 61949.052146 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 61833.263466 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.toL2Bus.throughput 58805312 # Throughput (bytes/s)
system.toL2Bus.trans_dist::ReadReq 1019677 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 1019676 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 432200 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 432200 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 265274 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 1507 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 4 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 1511 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 80476 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 80476 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 830192 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2419562 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 15560 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 52654 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 3317968 # Packet count per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 26544384 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 37373820 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 21604 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 86116 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size::total 64025924 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.data_through_bus 141258487 # Total data (bytes)
system.toL2Bus.snoop_data_through_bus 100872 # Total snoop data (bytes)
system.toL2Bus.reqLayer0.occupancy 2176910263 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1870334166 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 1845880168 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 10179455 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 31260469 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.throughput 48758934 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 13774305 # Transaction distribution
system.iobus.trans_dist::ReadResp 13774305 # Transaction distribution
system.iobus.trans_dist::WriteReq 2774 # Transaction distribution
system.iobus.trans_dist::WriteResp 2774 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 11404 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 3022 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 18 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 252 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 716614 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 731598 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 26822560 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total 26822560 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 27554158 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 15368 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 6044 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 36 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 504 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 712940 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 735468 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 107290240 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::total 107290240 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 108025708 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 117209339 # Total data (bytes)
system.iobus.reqLayer0.occupancy 7964000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 1511000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 18000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 126000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 358810000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 13411280000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%)
system.iobus.respLayer0.occupancy 728824000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 33525822000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 1.4 # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 7997782 # DTB read hits
system.cpu0.dtb.read_misses 6203 # DTB read misses
system.cpu0.dtb.write_hits 6595987 # DTB write hits
system.cpu0.dtb.write_misses 1983 # DTB write misses
system.cpu0.dtb.flush_tlb 556 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 676 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 5673 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 123 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 209 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 8003985 # DTB read accesses
system.cpu0.dtb.write_accesses 6597970 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 14593769 # DTB hits
system.cpu0.dtb.misses 8186 # DTB misses
system.cpu0.dtb.accesses 14601955 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.inst_hits 32336935 # ITB inst hits
system.cpu0.itb.inst_misses 3451 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 556 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 676 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 2628 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 32340386 # ITB inst accesses
system.cpu0.itb.hits 32336935 # DTB hits
system.cpu0.itb.misses 3451 # DTB misses
system.cpu0.itb.accesses 32340386 # DTB accesses
system.cpu0.numCycles 113724377 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 31861763 # Number of instructions committed
system.cpu0.committedOps 42032224 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 37415212 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 4937 # Number of float alu accesses
system.cpu0.num_func_calls 1199152 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 4246542 # number of instructions that are conditional controls
system.cpu0.num_int_insts 37415212 # number of integer instructions
system.cpu0.num_fp_insts 4937 # number of float instructions
system.cpu0.num_int_register_reads 193939915 # number of times the integer registers were read
system.cpu0.num_int_register_writes 39523913 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 3572 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 1366 # number of times the floating registers were written
system.cpu0.num_mem_refs 15261638 # number of memory refs
system.cpu0.num_load_insts 8366552 # Number of load instructions
system.cpu0.num_store_insts 6895086 # Number of store instructions
system.cpu0.num_idle_cycles 110931893.434026 # Number of idle cycles
system.cpu0.num_busy_cycles 2792483.565974 # Number of busy cycles
system.cpu0.not_idle_fraction 0.024555 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.975445 # Percentage of idle cycles
system.cpu0.Branches 5615139 # Number of branches fetched
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 82892 # number of quiesce instructions executed
system.cpu0.icache.tags.replacements 891249 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.602369 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 43668526 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 891761 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 48.968867 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 8187850250 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 494.923201 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 7.626935 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 9.052233 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.966647 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.014896 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.017680 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999223 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 134 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 209 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 166 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 45475856 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 45475856 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 31863243 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 8064619 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 3740664 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 43668526 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 31863243 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 8064619 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 3740664 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 43668526 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 31863243 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 8064619 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 3740664 # number of overall hits
system.cpu0.icache.overall_hits::total 43668526 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 476340 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 130939 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 308276 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 915555 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 476340 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 130939 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 308276 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 915555 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 476340 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 130939 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 308276 # number of overall misses
system.cpu0.icache.overall_misses::total 915555 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1766616750 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4157487812 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 5924104562 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 1766616750 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 4157487812 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 5924104562 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 1766616750 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 4157487812 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 5924104562 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 32339583 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 8195558 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 4048940 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 44584081 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 32339583 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 8195558 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 4048940 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 44584081 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 32339583 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 8195558 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 4048940 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 44584081 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014729 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015977 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.076137 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.020535 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014729 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015977 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.076137 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.020535 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014729 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015977 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.076137 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.020535 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13491.906537 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13486.251969 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 6470.506482 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13491.906537 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13486.251969 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 6470.506482 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13491.906537 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13486.251969 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 6470.506482 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 4144 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 217 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 19.096774 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 23779 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 23779 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu2.inst 23779 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 23779 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu2.inst 23779 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 23779 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 130939 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 284497 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 415436 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 130939 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 284497 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 415436 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 130939 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 284497 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 415436 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1504362250 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3384633315 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4888995565 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1504362250 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3384633315 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4888995565 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1504362250 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3384633315 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4888995565 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015977 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.070265 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009318 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015977 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.070265 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.009318 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015977 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.070265 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.009318 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11489.031152 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11896.903359 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11768.348350 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11489.031152 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11896.903359 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11768.348350 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11489.031152 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11896.903359 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11768.348350 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements 629883 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.997118 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 23225674 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 630395 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 36.843049 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 21768000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 497.048952 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 8.104316 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 6.843850 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.970799 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.015829 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.013367 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 192 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 302 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 98832175 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 98832175 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 6866825 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 1820637 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 4638025 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 13325487 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 5964516 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 1315550 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 2131525 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 9411591 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131816 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 33033 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 73362 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 238211 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 138281 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 34792 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 74313 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 247386 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 12831341 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 3136187 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 6769550 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 22737078 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 12831341 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 3136187 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 6769550 # number of overall hits
system.cpu0.dcache.overall_hits::total 22737078 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 177037 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 63884 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 270059 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 510980 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 167967 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 28702 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 608180 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 804849 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6465 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1759 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3713 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 11937 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu2.data 4 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 4 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 345004 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 92586 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 878239 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1315829 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 345004 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 92586 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 878239 # number of overall misses
system.cpu0.dcache.overall_misses::total 1315829 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 910211000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 3890836807 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4801047807 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1008525490 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 22983455032 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 23991980522 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 23124000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 49531749 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 72655749 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 64501 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 64501 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 1918736490 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 26874291839 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 28793028329 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 1918736490 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 26874291839 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 28793028329 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 7043862 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 1884521 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 4908084 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 13836467 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 6132483 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 1344252 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 2739705 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 10216440 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 138281 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 34792 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 77075 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 250148 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 138281 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 34792 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 74317 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 247390 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 13176345 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 3228773 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 7647789 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 24052907 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 13176345 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 3228773 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 7647789 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 24052907 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.025134 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033899 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.055023 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.036930 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027390 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021352 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.221987 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.078780 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046753 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.050558 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.048174 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047720 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000054 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000016 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026184 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028675 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.114836 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.054706 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026184 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028675 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.114836 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.054706 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14247.871141 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14407.358418 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 9395.764623 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 35137.812348 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 37790.547259 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29809.294069 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13146.105742 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13340.088608 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6086.600402 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16125.250000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16125.250000 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20723.829629 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 30600.203178 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21882.044193 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 20723.829629 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 30600.203178 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21882.044193 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 7912 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 2132 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 872 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 43 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.073394 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 49.581395 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 597704 # number of writebacks
system.cpu0.dcache.writebacks::total 597704 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 139099 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 139099 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 554931 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 554931 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 402 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 402 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 694030 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 694030 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 694030 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 694030 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 63884 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 130960 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 194844 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 28702 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 53249 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 81951 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1759 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3311 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5070 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 4 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 4 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 92586 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 184209 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 276795 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 92586 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 184209 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 276795 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 782254000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1693207098 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2475461098 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 948597510 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1850547743 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2799145253 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 19606000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 38066251 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 57672251 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 56499 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 56499 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1730851510 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3543754841 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5274606351 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1730851510 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3543754841 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5274606351 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27378129500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 28579482250 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 55957611750 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1439295977 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 13341687506 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 14780983483 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28817425477 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 41921169756 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 70738595233 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033899 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.026683 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014082 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021352 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019436 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008021 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.050558 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.042958 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020268 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000054 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000016 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028675 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.024087 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.011508 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028675 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.024087 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.011508 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12244.912654 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12929.192868 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12704.836166 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33049.874922 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34752.722924 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34156.328208 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11146.105742 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11496.904561 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11375.197436 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14124.750000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14124.750000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 18694.527358 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 19237.685678 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19056.003002 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 18694.527358 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 19237.685678 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19056.003002 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 2097642 # DTB read hits
system.cpu1.dtb.read_misses 2089 # DTB read misses
system.cpu1.dtb.write_hits 1419704 # DTB write hits
system.cpu1.dtb.write_misses 373 # DTB write misses
system.cpu1.dtb.flush_tlb 554 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 221 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 12 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 1767 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 39 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 79 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 2099731 # DTB read accesses
system.cpu1.dtb.write_accesses 1420077 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 3517346 # DTB hits
system.cpu1.dtb.misses 2462 # DTB misses
system.cpu1.dtb.accesses 3519808 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.inst_hits 8195558 # ITB inst hits
system.cpu1.itb.inst_misses 1195 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 554 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 221 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 12 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 946 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 8196753 # ITB inst accesses
system.cpu1.itb.hits 8195558 # DTB hits
system.cpu1.itb.misses 1195 # DTB misses
system.cpu1.itb.accesses 8196753 # DTB accesses
system.cpu1.numCycles 584703165 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 7984738 # Number of instructions committed
system.cpu1.committedOps 10135701 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 9107037 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 2019 # Number of float alu accesses
system.cpu1.num_func_calls 304651 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 1115193 # number of instructions that are conditional controls
system.cpu1.num_int_insts 9107037 # number of integer instructions
system.cpu1.num_fp_insts 2019 # number of float instructions
system.cpu1.num_int_register_reads 53092313 # number of times the integer registers were read
system.cpu1.num_int_register_writes 9899825 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 1441 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 580 # number of times the floating registers were written
system.cpu1.num_mem_refs 3684662 # number of memory refs
system.cpu1.num_load_insts 2190856 # Number of load instructions
system.cpu1.num_store_insts 1493806 # Number of store instructions
system.cpu1.num_idle_cycles 548865377.428164 # Number of idle cycles
system.cpu1.num_busy_cycles 35837787.571836 # Number of busy cycles
system.cpu1.not_idle_fraction 0.061292 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.938708 # Percentage of idle cycles
system.cpu1.Branches 1448177 # Number of branches fetched
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.branchPred.lookups 4782343 # Number of BP lookups
system.cpu2.branchPred.condPredicted 3901882 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 223184 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 3184465 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 2528356 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 79.396571 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 413120 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 21664 # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.dtb.inst_hits 0 # ITB inst hits
system.cpu2.dtb.inst_misses 0 # ITB inst misses
system.cpu2.dtb.read_hits 10925413 # DTB read hits
system.cpu2.dtb.read_misses 23157 # DTB read misses
system.cpu2.dtb.write_hits 3347832 # DTB write hits
system.cpu2.dtb.write_misses 6500 # DTB write misses
system.cpu2.dtb.flush_tlb 552 # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid 542 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries 2330 # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults 739 # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults 153 # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults 476 # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses 10948570 # DTB read accesses
system.cpu2.dtb.write_accesses 3354332 # DTB write accesses
system.cpu2.dtb.inst_accesses 0 # ITB inst accesses
system.cpu2.dtb.hits 14273245 # DTB hits
system.cpu2.dtb.misses 29657 # DTB misses
system.cpu2.dtb.accesses 14302902 # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.itb.inst_hits 4050371 # ITB inst hits
system.cpu2.itb.inst_misses 4655 # ITB inst misses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.flush_tlb 552 # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid 542 # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries 1717 # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults 991 # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.inst_accesses 4055026 # ITB inst accesses
system.cpu2.itb.hits 4050371 # DTB hits
system.cpu2.itb.misses 4655 # DTB misses
system.cpu2.itb.accesses 4055026 # DTB accesses
system.cpu2.numCycles 88306923 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles 9346989 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 32490356 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 4782343 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 2941476 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 6854845 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 1758076 # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles 51100 # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.BlockedCycles 19188137 # Number of cycles fetch has spent blocked
system.cpu2.fetch.MiscStallCycles 264 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles 924 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles 33833 # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles 718254 # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles 435 # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines 4048944 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 289644 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes 2020 # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples 37402774 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 1.043825 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 2.431125 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 30553136 81.69% 81.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 385541 1.03% 82.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 516309 1.38% 84.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 819811 2.19% 86.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 629209 1.68% 87.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 341976 0.91% 88.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 1043472 2.79% 91.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 229749 0.61% 92.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 2883571 7.71% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 37402774 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.054156 # Number of branch fetches per cycle
system.cpu2.fetch.rate 0.367925 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 9974482 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 19754417 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 6192036 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 324676 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 1156258 # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved 608942 # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred 52938 # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts 36945008 # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts 178323 # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles 1156258 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 10522715 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 6823267 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 11427905 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 5953488 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 1518249 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 34855169 # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents 93 # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents 324878 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LSQFullEvents 884563 # Number of times rename has blocked due to LSQ full
system.cpu2.rename.FullRegisterEvents 125 # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands 37394312 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 160859531 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 148302897 # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups 3365 # Number of floating rename lookups
system.cpu2.rename.CommittedMaps 26531284 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 10863027 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 285247 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 261616 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 3319534 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 6621271 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 3899723 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 529692 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 779693 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 32174765 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 504636 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 34747602 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 55361 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 7180763 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 19089893 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 148627 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 37402774 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 0.929011 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 1.590003 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 24715445 66.08% 66.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 3980638 10.64% 76.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 2310084 6.18% 82.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 1974798 5.28% 88.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 2777209 7.43% 95.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 968528 2.59% 98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 496348 1.33% 99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 144954 0.39% 99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 34770 0.09% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 37402774 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 19778 1.30% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 1391818 91.56% 92.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 108581 7.14% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 8338 0.02% 0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 19786480 56.94% 56.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 28071 0.08% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 5 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 5 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 384 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 11408808 32.83% 89.88% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 3515506 10.12% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 34747602 # Type of FU issued
system.cpu2.iq.rate 0.393487 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 1520177 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.043749 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 108495492 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 39865371 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 28048299 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 7541 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 3951 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 3361 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 36255412 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 4029 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 205816 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 1533232 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 1949 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 9487 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 562230 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 5287398 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 344554 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 1156258 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 5195373 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 88422 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 32761739 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 61550 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 6621271 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 3899723 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 362828 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 29785 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 2577 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 9487 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 107399 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 89296 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 196695 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 33832847 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 11137918 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 914755 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 82338 # number of nop insts executed
system.cpu2.iew.exec_refs 14620271 # number of memory reference insts executed
system.cpu2.iew.exec_branches 3761250 # Number of branches executed
system.cpu2.iew.exec_stores 3482353 # Number of stores executed
system.cpu2.iew.exec_rate 0.383128 # Inst execution rate
system.cpu2.iew.wb_sent 33431998 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 28051660 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 16098716 # num instructions producing a value
system.cpu2.iew.wb_consumers 29087027 # num instructions consuming a value
system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate 0.317661 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.553467 # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts 7131660 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 356009 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 171002 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 36246314 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 0.700075 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 1.737192 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 27334959 75.41% 75.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 4433375 12.23% 87.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 1255912 3.46% 91.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 639801 1.77% 92.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 511761 1.41% 94.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 317445 0.88% 95.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 418775 1.16% 96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 310656 0.86% 97.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 1023630 2.82% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 36246314 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 20540563 # Number of instructions committed
system.cpu2.commit.committedOps 25375153 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 8425532 # Number of memory references committed
system.cpu2.commit.loads 5088039 # Number of loads committed
system.cpu2.commit.membars 94081 # Number of memory barriers committed
system.cpu2.commit.branches 3238597 # Number of branches committed
system.cpu2.commit.fp_insts 3299 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 22633154 # Number of committed integer instructions.
system.cpu2.commit.function_calls 295425 # Number of function calls committed.
system.cpu2.commit.bw_lim_events 1023630 # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads 67208837 # The number of ROB reads
system.cpu2.rob.rob_writes 66213984 # The number of ROB writes
system.cpu2.timesIdled 359252 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 50904149 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 3546216081 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 20485207 # Number of Instructions Simulated
system.cpu2.committedOps 25319797 # Number of Ops (including micro ops) Simulated
system.cpu2.committedInsts_total 20485207 # Number of Instructions Simulated
system.cpu2.cpi 4.310765 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 4.310765 # CPI: Total CPI of All Threads
system.cpu2.ipc 0.231977 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 0.231977 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 156999830 # number of integer regfile reads
system.cpu2.int_regfile_writes 29869338 # number of integer regfile writes
system.cpu2.fp_regfile_reads 46882 # number of floating regfile reads
system.cpu2.fp_regfile_writes 45194 # number of floating regfile writes
system.cpu2.misc_regfile_reads 67020139 # number of misc regfile reads
system.cpu2.misc_regfile_writes 296788 # number of misc regfile writes
system.iocache.tags.replacements 0 # number of replacements
system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses 0 # Number of tag accesses
system.iocache.tags.data_accesses 0 # Number of data accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1539425711000 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1539425711000 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1539425711000 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1539425711000 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|