blob: eb64a2a8c484a009c0170314e5c1903e75f7eebe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.543226 # Number of seconds simulated
sim_ticks 2543226083000 # Number of ticks simulated
final_tick 2543226083000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 48764 # Simulator instruction rate (inst/s)
host_op_rate 62745 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2056325427 # Simulator tick rate (ticks/s)
host_mem_usage 443444 # Number of bytes of host memory used
host_seconds 1236.78 # Real time elapsed on the host
sim_insts 60309820 # Number of instructions simulated
sim_ops 77602107 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 2112 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 511168 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 4147472 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 1216 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 290304 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 4947228 # Number of bytes read from this memory
system.physmem.bytes_read::total 131010156 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 511168 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 290304 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 801472 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3787712 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 1346148 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 1669964 # Number of bytes written to this memory
system.physmem.bytes_written::total 6803824 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 33 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 7987 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 64838 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 19 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 4536 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 77307 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15293538 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 59183 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 336537 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 417491 # Number of write requests responded to by this memory
system.physmem.num_writes::total 813211 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47620826 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 830 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 200992 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1630792 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 478 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 114148 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 1945257 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51513374 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 200992 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 114148 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 315140 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1489334 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 529307 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 656632 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2675273 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1489334 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47620826 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 830 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 200992 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 2160099 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 478 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 114148 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 2601889 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54188647 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15293538 # Total number of read requests seen
system.physmem.writeReqs 813211 # Total number of write requests seen
system.physmem.cpureqs 218552 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 978786432 # Total number of bytes read from memory
system.physmem.bytesWritten 52045504 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 131010156 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 6803824 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 11 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 4690 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 956233 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 955738 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 955679 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 956493 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 956273 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 955443 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 955569 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 956157 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 956101 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 955609 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 955527 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 955934 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 956035 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 955435 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 955318 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 955983 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 50828 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 50414 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 50437 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 51162 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 50915 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 50189 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 50286 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 50860 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 51367 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 50905 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 50807 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 51194 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 51255 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 50732 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 50629 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 51231 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 32473 # Number of times wr buffer was full causing retry
system.physmem.totGap 2543224928500 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 43 # Categorize read packet sizes
system.physmem.readPktSize::3 15138816 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 154679 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # Categorize write packet sizes
system.physmem.writePktSize::1 0 # Categorize write packet sizes
system.physmem.writePktSize::2 754028 # Categorize write packet sizes
system.physmem.writePktSize::3 0 # Categorize write packet sizes
system.physmem.writePktSize::4 0 # Categorize write packet sizes
system.physmem.writePktSize::5 0 # Categorize write packet sizes
system.physmem.writePktSize::6 59183 # Categorize write packet sizes
system.physmem.rdQLenPdf::0 1054814 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 991597 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 961229 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 3605153 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2718410 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2722334 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2700441 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 59924 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 59389 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 109988 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 160459 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 109884 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 10035 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 9981 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 10663 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 9196 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 16 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 7 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 2747 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 2854 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 2886 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 2942 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 2939 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 2938 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 2931 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 2921 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 2912 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 35378 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 35362 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 35351 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 35338 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 35329 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 35313 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 35297 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 35285 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 35279 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 35261 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 35250 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 35236 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 35229 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 35223 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 32763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 32640 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 32599 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 32527 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 32514 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 32504 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 32495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 32489 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 32479 # What write queue length does an incoming req see
system.physmem.totQLat 346835420750 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 440002912000 # Sum of mem lat for all requests
system.physmem.totBusLat 76467635000 # Total cycles spent in databus access
system.physmem.totBankLat 16699856250 # Total cycles spent in bank access
system.physmem.avgQLat 22678.58 # Average queueing delay per request
system.physmem.avgBankLat 1091.96 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 28770.53 # Average memory access latency
system.physmem.avgRdBW 384.86 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 20.46 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 51.51 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 2.68 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 3.17 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.17 # Average read queue length over time
system.physmem.avgWrQLen 1.12 # Average write queue length over time
system.physmem.readRowHits 15218407 # Number of row buffer hits during reads
system.physmem.writeRowHits 794595 # Number of row buffer hits during writes
system.physmem.readRowHitRate 99.51 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 97.71 # Row buffer hit rate for writes
system.physmem.avgGap 157898.09 # Average gap between requests
system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 64447 # number of replacements
system.l2c.tagsinuse 51415.469971 # Cycle average of tags in use
system.l2c.total_refs 1904213 # Total number of references to valid blocks.
system.l2c.sampled_refs 129841 # Sample count of references to valid blocks.
system.l2c.avg_refs 14.665730 # Average number of references to valid blocks.
system.l2c.warmup_cycle 2506268100000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 36946.421058 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 20.318328 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.000349 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 5214.605130 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 3261.076745 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.dtb.walker 16.327658 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 2998.760808 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 2957.959894 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.563758 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000310 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.079569 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.049760 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.dtb.walker 0.000249 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.045757 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.045135 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.784538 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 33050 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 7442 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 494450 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 217567 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 29984 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 6613 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 477029 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 169593 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1435728 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 607829 # number of Writeback hits
system.l2c.Writeback_hits::total 607829 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 18 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 11 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 29 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 3 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 5 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 8 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 57675 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 55157 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 112832 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 33050 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 7442 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 494450 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 275242 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 29984 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 6613 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 477029 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 224750 # number of demand (read+write) hits
system.l2c.demand_hits::total 1548560 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 33050 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 7442 # number of overall hits
system.l2c.overall_hits::cpu0.inst 494450 # number of overall hits
system.l2c.overall_hits::cpu0.data 275242 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 29984 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 6613 # number of overall hits
system.l2c.overall_hits::cpu1.inst 477029 # number of overall hits
system.l2c.overall_hits::cpu1.data 224750 # number of overall hits
system.l2c.overall_hits::total 1548560 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 33 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 7877 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 6086 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 19 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 4540 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 4624 # number of ReadReq misses
system.l2c.ReadReq_misses::total 23181 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1632 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 1283 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2915 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 59765 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 73463 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133228 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 33 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7877 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 65851 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 19 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 4540 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 78087 # number of demand (read+write) misses
system.l2c.demand_misses::total 156409 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 33 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7877 # number of overall misses
system.l2c.overall_misses::cpu0.data 65851 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 19 # number of overall misses
system.l2c.overall_misses::cpu1.inst 4540 # number of overall misses
system.l2c.overall_misses::cpu1.data 78087 # number of overall misses
system.l2c.overall_misses::total 156409 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 2765500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 118000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 434812500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 348876500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1306000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 265734500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 270200000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1323813000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 205500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 182500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 388000 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 3099799500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 3655844500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6755644000 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 2765500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 118000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 434812500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 3448676000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 1306000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 265734500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 3926044500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 8079457000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 2765500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 118000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 434812500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 3448676000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 1306000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 265734500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 3926044500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 8079457000 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 33083 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 7444 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 502327 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 223653 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 30003 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 6613 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 481569 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 174217 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1458909 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 607829 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 607829 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1650 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 1294 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2944 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 3 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 5 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 8 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 117440 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 128620 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 246060 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 33083 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 7444 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 502327 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 341093 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 30003 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 6613 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 481569 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 302837 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1704969 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 33083 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 7444 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 502327 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 341093 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 30003 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 6613 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 481569 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 302837 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1704969 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000997 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000269 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.015681 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.027212 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000633 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.009428 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.026542 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.015889 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.989091 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991499 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.990149 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.508898 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.571163 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.541445 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000997 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000269 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.015681 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.193059 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000633 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.009428 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.257852 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.091737 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000997 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000269 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.015681 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.193059 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000633 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.009428 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.257852 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.091737 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 83803.030303 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 59000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55200.266599 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 57324.433125 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 68736.842105 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 58531.828194 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 58434.256055 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 57107.674389 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 125.919118 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 142.244739 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 133.104631 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 51866.468669 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 49764.432435 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 50707.388837 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 83803.030303 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 55200.266599 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52370.897936 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 68736.842105 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 58531.828194 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 50277.824734 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 51655.959695 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 83803.030303 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 55200.266599 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52370.897936 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 68736.842105 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 58531.828194 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 50277.824734 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 51655.959695 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 59183 # number of writebacks
system.l2c.writebacks::total 59183 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 9 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 42 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 4 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 19 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 9 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 42 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 4 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 19 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 9 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 42 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 4 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 19 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 33 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 7868 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 6044 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 19 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 4536 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 4605 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 23107 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 1632 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 1283 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 2915 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 59765 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 73463 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 133228 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 33 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 7868 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 65809 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 19 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 4536 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 78068 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 156335 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 33 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 7868 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 65809 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 19 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 4536 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 78068 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 156335 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2354282 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93251 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 336517819 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 271517668 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1068769 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 209058491 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 211521322 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1032131602 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 16321632 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 12832782 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 29154414 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2354223480 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2740919006 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5095142486 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2354282 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93251 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 336517819 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 2625741148 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1068769 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 209058491 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 2952440328 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 6127274088 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2354282 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93251 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 336517819 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 2625741148 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1068769 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 209058491 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 2952440328 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 6127274088 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5052330 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83994636767 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82967803004 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 166967492101 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 10493457778 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 13230278140 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 23723735918 # number of WriteReq MSHR uncacheable cycles
system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76253 # number of LoadLockedReq MSHR uncacheable cycles
system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76253 # number of LoadLockedReq MSHR uncacheable cycles
system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 30003 # number of StoreCondReq MSHR uncacheable cycles
system.l2c.StoreCondReq_mshr_uncacheable_latency::total 30003 # number of StoreCondReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5052330 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 94488094545 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 96198081144 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 190691228019 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000997 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000269 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015663 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.027024 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000633 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009419 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.026433 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.015839 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.989091 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991499 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.990149 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.508898 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.571163 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.541445 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000997 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000269 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015663 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.192936 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000633 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009419 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.257789 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.091694 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000997 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000269 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015663 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.192936 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000633 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009419 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.257789 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.091694 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 71341.878788 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 42770.439629 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 44923.505625 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 46088.732584 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 45932.968947 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 44667.486130 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10002.168355 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001.514237 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 39391.340751 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 37310.197052 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 38243.781232 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 71341.878788 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 42770.439629 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 39899.423301 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 46088.732584 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 37818.828816 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 39193.233044 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 71341.878788 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 42770.439629 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 39899.423301 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 46088.732584 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 37818.828816 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 39193.233044 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.LoadLockedReq_avg_mshr_uncacheable_latency::cpu1.data inf # average LoadLockedReq mshr uncacheable latency
system.l2c.LoadLockedReq_avg_mshr_uncacheable_latency::total inf # average LoadLockedReq mshr uncacheable latency
system.l2c.StoreCondReq_avg_mshr_uncacheable_latency::cpu1.data inf # average StoreCondReq mshr uncacheable latency
system.l2c.StoreCondReq_avg_mshr_uncacheable_latency::total inf # average StoreCondReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.branchPred.lookups 7719049 # Number of BP lookups
system.cpu0.branchPred.condPredicted 6144205 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 388400 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 5016002 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 4082948 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 81.398452 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 737953 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 39729 # Number of incorrect RAS predictions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 26145640 # DTB read hits
system.cpu0.dtb.read_misses 41213 # DTB read misses
system.cpu0.dtb.write_hits 5906110 # DTB write hits
system.cpu0.dtb.write_misses 9202 # DTB write misses
system.cpu0.dtb.flush_tlb 257 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 775 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 33 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 5753 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 1471 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 281 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 691 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 26186853 # DTB read accesses
system.cpu0.dtb.write_accesses 5915312 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 32051750 # DTB hits
system.cpu0.dtb.misses 50415 # DTB misses
system.cpu0.dtb.accesses 32102165 # DTB accesses
system.cpu0.itb.inst_hits 6183534 # ITB inst hits
system.cpu0.itb.inst_misses 7751 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 257 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 775 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 33 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 2745 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 1565 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 6191285 # ITB inst accesses
system.cpu0.itb.hits 6183534 # DTB hits
system.cpu0.itb.misses 7751 # DTB misses
system.cpu0.itb.accesses 6191285 # DTB accesses
system.cpu0.numCycles 239079415 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 15644570 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 48338125 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 7719049 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 4820901 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 10703205 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 2596540 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 94746 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.BlockedCycles 49591987 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 1783 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingDrainCycles 1964 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu0.fetch.PendingTrapStallCycles 53331 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 101492 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 276 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 6181495 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 400642 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 3259 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 77992242 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.765373 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.123716 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 67296980 86.29% 86.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 702662 0.90% 87.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 892389 1.14% 88.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 1243235 1.59% 89.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 1139067 1.46% 91.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 581520 0.75% 92.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 1338462 1.72% 93.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 402047 0.52% 94.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 4395880 5.64% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 77992242 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.032287 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.202184 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 16701716 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 49328258 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 9693840 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 556609 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 1709696 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 1049154 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 91765 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 56812427 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 306906 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 1709696 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 17642458 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 18978880 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 27077809 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 9239108 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 3342271 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 53967560 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 13437 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 629408 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 2165949 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.FullRegisterEvents 513 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 56184131 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 245540949 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 245492809 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 48140 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 40778039 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 15406092 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 434005 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 385260 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 6805574 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 10494917 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 6795022 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1080492 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 1313371 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 50078322 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 1031134 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 63522685 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 99823 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 10628436 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 26923896 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 250828 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 77992242 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.814474 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.519995 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 55011307 70.53% 70.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 7277871 9.33% 79.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3728534 4.78% 84.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 3132981 4.02% 88.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 6315907 8.10% 96.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 1400012 1.80% 98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 822343 1.05% 99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 235239 0.30% 99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 68048 0.09% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 77992242 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 33040 0.74% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 3 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 4225834 94.61% 95.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 207543 4.65% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 193689 0.30% 0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 30176884 47.51% 47.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 47977 0.08% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 8 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 1 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 5 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 1219 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 26869653 42.30% 90.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 6233244 9.81% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 63522685 # Type of FU issued
system.cpu0.iq.rate 0.265697 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 4466420 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.070312 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 209641938 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 61746831 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 44505201 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 12130 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 6615 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 5501 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 67789033 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 6383 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 329345 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 2321629 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 3668 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 16120 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 899548 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 17127140 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 367757 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 1709696 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 14213295 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 236264 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 51235944 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 105063 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 10494917 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 6795022 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 726682 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 58301 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 3691 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 16120 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 190260 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 151203 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 341463 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 62339008 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 26506413 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 1183677 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 126488 # number of nop insts executed
system.cpu0.iew.exec_refs 32682490 # number of memory reference insts executed
system.cpu0.iew.exec_branches 6088882 # Number of branches executed
system.cpu0.iew.exec_stores 6176077 # Number of stores executed
system.cpu0.iew.exec_rate 0.260746 # Inst execution rate
system.cpu0.iew.wb_sent 61801058 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 44510702 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 24520944 # num instructions producing a value
system.cpu0.iew.wb_consumers 44899908 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.186175 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.546125 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 10516243 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 780306 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 297973 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 76282546 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.527732 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.509463 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 61930092 81.19% 81.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 6958991 9.12% 90.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 2075873 2.72% 93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 1156776 1.52% 94.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 1044437 1.37% 95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 552027 0.72% 96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 702446 0.92% 97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 372143 0.49% 98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1489761 1.95% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 76282546 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 31604949 # Number of instructions committed
system.cpu0.commit.committedOps 40256713 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 14068762 # Number of memory references committed
system.cpu0.commit.loads 8173288 # Number of loads committed
system.cpu0.commit.membars 214624 # Number of memory barriers committed
system.cpu0.commit.branches 5267155 # Number of branches committed
system.cpu0.commit.fp_insts 5449 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 35547917 # Number of committed integer instructions.
system.cpu0.commit.function_calls 518151 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 1489761 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 124585414 # The number of ROB reads
system.cpu0.rob.rob_writes 103297804 # The number of ROB writes
system.cpu0.timesIdled 884994 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 161087173 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 2289793652 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 31519096 # Number of Instructions Simulated
system.cpu0.committedOps 40170860 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 31519096 # Number of Instructions Simulated
system.cpu0.cpi 7.585224 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 7.585224 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.131835 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.131835 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 282333154 # number of integer regfile reads
system.cpu0.int_regfile_writes 45811922 # number of integer regfile writes
system.cpu0.fp_regfile_reads 22666 # number of floating regfile reads
system.cpu0.fp_regfile_writes 19880 # number of floating regfile writes
system.cpu0.misc_regfile_reads 15681354 # number of misc regfile reads
system.cpu0.misc_regfile_writes 434463 # number of misc regfile writes
system.cpu0.icache.replacements 984470 # number of replacements
system.cpu0.icache.tagsinuse 511.608417 # Cycle average of tags in use
system.cpu0.icache.total_refs 11039436 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 984982 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 11.207754 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 6537508000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 358.593548 # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu1.inst 153.014869 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.700378 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu1.inst 0.298857 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.999235 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 5636954 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 5402482 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 11039436 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 5636954 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 5402482 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 11039436 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 5636954 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 5402482 # number of overall hits
system.cpu0.icache.overall_hits::total 11039436 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 544416 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 521534 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 1065950 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 544416 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 521534 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 1065950 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 544416 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 521534 # number of overall misses
system.cpu0.icache.overall_misses::total 1065950 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7382097491 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6930257996 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 14312355487 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 7382097491 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 6930257996 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 14312355487 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 7382097491 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 6930257996 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 14312355487 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 6181370 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 5924016 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 12105386 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 6181370 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 5924016 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 12105386 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 6181370 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 5924016 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 12105386 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.088074 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.088037 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.088056 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.088074 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.088037 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.088056 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.088074 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.088037 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.088056 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13559.662999 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13288.218977 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13426.854437 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13559.662999 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13288.218977 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13426.854437 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13559.662999 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13288.218977 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13426.854437 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 5254 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 847 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 386 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 13.611399 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets 847 # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 41493 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 39456 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 80949 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 41493 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu1.inst 39456 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 80949 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 41493 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu1.inst 39456 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 80949 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 502923 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 482078 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 985001 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 502923 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 482078 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 985001 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 502923 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 482078 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 985001 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6018484991 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5644614996 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 11663099987 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6018484991 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5644614996 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 11663099987 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6018484991 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5644614996 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 11663099987 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7527500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7527500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7527500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 7527500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.081361 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.081377 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.081369 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.081361 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.081377 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.081369 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.081361 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.081377 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.081369 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11967.010837 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11708.924689 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11840.698626 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11967.010837 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11708.924689 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11840.698626 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11967.010837 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11708.924689 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11840.698626 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 643418 # number of replacements
system.cpu0.dcache.tagsinuse 511.992721 # Cycle average of tags in use
system.cpu0.dcache.total_refs 21533730 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 643930 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 33.441104 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 43205000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 319.254285 # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu1.data 192.738436 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.623544 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu1.data 0.376442 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 7222864 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 6555051 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 13777915 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3783291 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 3477957 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 7261248 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 126614 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 117265 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 243879 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 128750 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 118867 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 247617 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 11006155 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 10033008 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 21039163 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 11006155 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 10033008 # number of overall hits
system.cpu0.dcache.overall_hits::total 21039163 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 443968 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 305583 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 749551 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1380597 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 1580939 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 2961536 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6950 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 6643 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 13593 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 3 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu1.data 5 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 8 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1824565 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 1886522 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 3711087 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1824565 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 1886522 # number of overall misses
system.cpu0.dcache.overall_misses::total 3711087 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6592316000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 4802887000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11395203000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 52073406352 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 62127905305 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 114201311657 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 94083500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 92681000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 186764500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 39000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 65000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 104000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 58665722352 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 66930792305 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 125596514657 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 58665722352 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 66930792305 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 125596514657 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 7666832 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 6860634 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 14527466 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5163888 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 5058896 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 10222784 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 133564 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 123908 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 257472 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 128753 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 118872 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 247625 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 12830720 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 11919530 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 24750250 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 12830720 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 11919530 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 24750250 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.057908 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.044542 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.051595 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.267356 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.312507 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.289700 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.052035 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.053612 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052794 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000023 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000042 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000032 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.142203 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.158272 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.149941 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.142203 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.158272 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.149941 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14848.628730 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15717.127589 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15202.705353 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 37718.035279 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 39298.104041 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38561.513909 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13537.194245 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13951.678459 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13739.755757 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 32153.265218 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 35478.405396 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33843.592095 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 32153.265218 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 35478.405396 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33843.592095 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 34838 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 14844 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 3534 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 260 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.857951 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 57.092308 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 607829 # number of writebacks
system.cpu0.dcache.writebacks::total 607829 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 226509 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 137269 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 363778 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1261567 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1451066 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 2712633 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 696 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 699 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1395 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1488076 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 1588335 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 3076411 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1488076 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 1588335 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 3076411 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 217459 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 168314 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 385773 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 119030 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 129873 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 248903 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6254 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5944 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12198 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 3 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 5 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 8 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 336489 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 298187 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 634676 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 336489 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 298187 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 634676 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2948842500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2284266500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5233109000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3938983490 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 4499310442 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8438293932 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 73127000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 72549000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 145676000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 33000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 55000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 88000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6887825990 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6783576942 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 13671402932 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6887825990 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6783576942 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 13671402932 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91735466000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90620432500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182355898500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 14921149436 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 18671847220 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 33592996656 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 118000 # number of LoadLockedReq MSHR uncacheable cycles
system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 118000 # number of LoadLockedReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 69000 # number of StoreCondReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 69000 # number of StoreCondReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 106656615436 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 109292279720 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 215948895156 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028364 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.024533 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026555 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023050 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.025672 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024348 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.046824 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.047971 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047376 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000023 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000042 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000032 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026225 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025017 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.025643 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026225 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025017 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.025643 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13560.452775 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13571.458702 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13565.254696 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33092.358985 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34643.924773 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33901.937429 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11692.836585 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12205.417227 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11942.613543 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20469.691402 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 22749.405380 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21540.759272 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20469.691402 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 22749.405380 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21540.759272 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::cpu1.data inf # average LoadLockedReq mshr uncacheable latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::total inf # average LoadLockedReq mshr uncacheable latency
system.cpu0.dcache.StoreCondReq_avg_mshr_uncacheable_latency::cpu1.data inf # average StoreCondReq mshr uncacheable latency
system.cpu0.dcache.StoreCondReq_avg_mshr_uncacheable_latency::total inf # average StoreCondReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 6924581 # Number of BP lookups
system.cpu1.branchPred.condPredicted 5562771 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 336228 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 4476731 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 3769892 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 84.210823 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 665809 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 34604 # Number of incorrect RAS predictions.
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 25217799 # DTB read hits
system.cpu1.dtb.read_misses 35648 # DTB read misses
system.cpu1.dtb.write_hits 5810779 # DTB write hits
system.cpu1.dtb.write_misses 9529 # DTB write misses
system.cpu1.dtb.flush_tlb 254 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 664 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 5398 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 1388 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 230 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 634 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 25253447 # DTB read accesses
system.cpu1.dtb.write_accesses 5820308 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 31028578 # DTB hits
system.cpu1.dtb.misses 45177 # DTB misses
system.cpu1.dtb.accesses 31073755 # DTB accesses
system.cpu1.itb.inst_hits 5925943 # ITB inst hits
system.cpu1.itb.inst_misses 6573 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 254 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 664 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 2476 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 1382 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 5932516 # ITB inst accesses
system.cpu1.itb.hits 5925943 # DTB hits
system.cpu1.itb.misses 6573 # DTB misses
system.cpu1.itb.accesses 5932516 # DTB accesses
system.cpu1.numCycles 234244847 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 15045426 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 46051404 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 6924581 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 4435701 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 10180178 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 2576164 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 79323 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.BlockedCycles 47488838 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 962 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingDrainCycles 2036 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu1.fetch.PendingTrapStallCycles 40665 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 94257 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 230 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 5924019 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 441347 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 2911 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 74691954 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.768024 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.131487 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 64519001 86.38% 86.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 606919 0.81% 87.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 824654 1.10% 88.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 1190723 1.59% 89.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 1057088 1.42% 91.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 528345 0.71% 92.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 1354186 1.81% 93.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 346670 0.46% 94.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 4264368 5.71% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 74691954 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.029561 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.196595 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 16048040 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 47278235 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 9237318 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 448383 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 1677844 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 921418 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 84751 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 54328734 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 282420 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 1677844 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 16980429 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 18581446 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 25685933 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 8674589 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 3089642 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 51185611 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 7172 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 483859 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents 2112197 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.FullRegisterEvents 97 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 53156547 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 235159359 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 235117285 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 42074 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 37614805 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 15541741 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 399062 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 353498 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 6213195 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 9696990 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 6683769 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 865241 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 1058674 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 47161259 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 954916 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 60450494 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 77232 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 10409443 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 27466585 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 252722 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 74691954 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.809331 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.520957 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 53120438 71.12% 71.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 6581682 8.81% 79.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 3495899 4.68% 84.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 2849080 3.81% 88.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 6224305 8.33% 96.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 1417719 1.90% 98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 735156 0.98% 99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 208377 0.28% 99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 59298 0.08% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 74691954 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 25658 0.59% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 4148051 94.78% 95.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 202723 4.63% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 169977 0.28% 0.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 28184247 46.62% 46.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 45636 0.08% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 8 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 4 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 892 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 46.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 25945360 42.92% 89.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 6104366 10.10% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 60450494 # Type of FU issued
system.cpu1.iq.rate 0.258065 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 4376432 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.072397 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 200080953 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 58533998 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 41393677 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 10638 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 5781 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 4780 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 64651317 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 5632 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 296486 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 2215043 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 3144 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 14677 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 846684 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 16976661 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 457892 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 1677844 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 14002380 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 233104 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 48212114 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 96608 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 9696990 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 6683769 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 685390 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 50588 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 3685 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 14677 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 163070 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 129112 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 292182 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 59083319 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 25544592 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 1367175 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 95939 # number of nop insts executed
system.cpu1.iew.exec_refs 31597721 # number of memory reference insts executed
system.cpu1.iew.exec_branches 5452623 # Number of branches executed
system.cpu1.iew.exec_stores 6053129 # Number of stores executed
system.cpu1.iew.exec_rate 0.252229 # Inst execution rate
system.cpu1.iew.wb_sent 58512296 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 41398457 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 22553116 # num instructions producing a value
system.cpu1.iew.wb_consumers 41520902 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.176732 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.543175 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 10281991 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 702194 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 252752 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 73014110 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.513541 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.493879 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 59627220 81.67% 81.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 6596697 9.03% 90.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 1882997 2.58% 93.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 995941 1.36% 94.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 953813 1.31% 95.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 518436 0.71% 96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 701051 0.96% 97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 372117 0.51% 98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 1365838 1.87% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 73014110 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 28855252 # Number of instructions committed
system.cpu1.commit.committedOps 37495775 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 13319032 # Number of memory references committed
system.cpu1.commit.loads 7481947 # Number of loads committed
system.cpu1.commit.membars 189014 # Number of memory barriers committed
system.cpu1.commit.branches 4694468 # Number of branches committed
system.cpu1.commit.fp_insts 4763 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 33309565 # Number of committed integer instructions.
system.cpu1.commit.function_calls 473164 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 1365838 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 118557028 # The number of ROB reads
system.cpu1.rob.rob_writes 97285221 # The number of ROB writes
system.cpu1.timesIdled 872406 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 159552893 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 2285658129 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 28790724 # Number of Instructions Simulated
system.cpu1.committedOps 37431247 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 28790724 # Number of Instructions Simulated
system.cpu1.cpi 8.136122 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 8.136122 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.122909 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.122909 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 267548470 # number of integer regfile reads
system.cpu1.int_regfile_writes 42457075 # number of integer regfile writes
system.cpu1.fp_regfile_reads 22098 # number of floating regfile reads
system.cpu1.fp_regfile_writes 19630 # number of floating regfile writes
system.cpu1.misc_regfile_reads 14600215 # number of misc regfile reads
system.cpu1.misc_regfile_writes 398004 # number of misc regfile writes
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1192831582801 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1192831582801 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1192831582801 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1192831582801 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 83052 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|