blob: 4b7f3d43e56ff7cfa219314512e137ab870a52cd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.550237 # Number of seconds simulated
sim_ticks 2550237191000 # Number of ticks simulated
final_tick 2550237191000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 66377 # Simulator instruction rate (inst/s)
host_op_rate 85409 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2806608319 # Simulator tick rate (ticks/s)
host_mem_usage 421988 # Number of bytes of host memory used
host_seconds 908.65 # Real time elapsed on the host
sim_insts 60314055 # Number of instructions simulated
sim_ops 77607027 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 2240 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 507520 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 5298200 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 704 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 292352 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 3795584 # Number of bytes read from this memory
system.physmem.bytes_read::total 131007192 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 507520 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 292352 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 799872 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3786240 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 1521400 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 1494672 # Number of bytes written to this memory
system.physmem.bytes_written::total 6802312 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 35 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 7930 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 82820 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 11 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 4568 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 59306 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15293487 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 59160 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 380350 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 373668 # Number of write requests responded to by this memory
system.physmem.num_writes::total 813178 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47489907 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 878 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 25 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 199009 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 2077532 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 276 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 114637 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 1488326 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51370591 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 199009 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 114637 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 313646 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1484662 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 596572 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 586091 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2667325 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1484662 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47489907 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 878 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 25 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 199009 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 2674104 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 276 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 114637 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 2074417 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54037916 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15293487 # Number of read requests accepted
system.physmem.writeReqs 813178 # Number of write requests accepted
system.physmem.readBursts 15293487 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 813178 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 977052352 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 1730816 # Total number of bytes read from write queue
system.physmem.bytesWritten 6829312 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 131007192 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 6802312 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 27044 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 706441 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 4687 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 955866 # Per bank write bursts
system.physmem.perBankRdBursts::1 953274 # Per bank write bursts
system.physmem.perBankRdBursts::2 953247 # Per bank write bursts
system.physmem.perBankRdBursts::3 953514 # Per bank write bursts
system.physmem.perBankRdBursts::4 955750 # Per bank write bursts
system.physmem.perBankRdBursts::5 953800 # Per bank write bursts
system.physmem.perBankRdBursts::6 953588 # Per bank write bursts
system.physmem.perBankRdBursts::7 953504 # Per bank write bursts
system.physmem.perBankRdBursts::8 956261 # Per bank write bursts
system.physmem.perBankRdBursts::9 953859 # Per bank write bursts
system.physmem.perBankRdBursts::10 953506 # Per bank write bursts
system.physmem.perBankRdBursts::11 952990 # Per bank write bursts
system.physmem.perBankRdBursts::12 956201 # Per bank write bursts
system.physmem.perBankRdBursts::13 953861 # Per bank write bursts
system.physmem.perBankRdBursts::14 953718 # Per bank write bursts
system.physmem.perBankRdBursts::15 953504 # Per bank write bursts
system.physmem.perBankWrBursts::0 6593 # Per bank write bursts
system.physmem.perBankWrBursts::1 6395 # Per bank write bursts
system.physmem.perBankWrBursts::2 6535 # Per bank write bursts
system.physmem.perBankWrBursts::3 6562 # Per bank write bursts
system.physmem.perBankWrBursts::4 6485 # Per bank write bursts
system.physmem.perBankWrBursts::5 6754 # Per bank write bursts
system.physmem.perBankWrBursts::6 6752 # Per bank write bursts
system.physmem.perBankWrBursts::7 6692 # Per bank write bursts
system.physmem.perBankWrBursts::8 7013 # Per bank write bursts
system.physmem.perBankWrBursts::9 6813 # Per bank write bursts
system.physmem.perBankWrBursts::10 6467 # Per bank write bursts
system.physmem.perBankWrBursts::11 6119 # Per bank write bursts
system.physmem.perBankWrBursts::12 7057 # Per bank write bursts
system.physmem.perBankWrBursts::13 6685 # Per bank write bursts
system.physmem.perBankWrBursts::14 6965 # Per bank write bursts
system.physmem.perBankWrBursts::15 6821 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 2550236004000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 38 # Read request sizes (log2)
system.physmem.readPktSize::3 15138816 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 154633 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 754018 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 59160 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1068642 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 1003556 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 964678 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 1068028 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 971433 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1034228 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2693278 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 2602966 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3400925 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 112135 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 102170 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 95874 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 92374 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 19109 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 18588 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 18396 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 38 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 14 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 298 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 293 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 288 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 286 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 283 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 282 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 279 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 278 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 274 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 269 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 267 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 265 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 264 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 263 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 260 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 3279 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 3544 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 4723 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 6033 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6237 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6102 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6064 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6482 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 6060 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 6076 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 6103 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 5934 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 5931 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 6266 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 5878 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 5861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 5998 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 5786 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 113 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 83 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 31 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 4 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1011151 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 973.031391 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 908.214038 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 201.586844 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 22832 2.26% 2.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 19987 1.98% 4.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 8899 0.88% 5.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2276 0.23% 5.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2117 0.21% 5.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1805 0.18% 5.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 9141 0.90% 6.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 764 0.08% 6.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 943330 93.29% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1011151 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 6075 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 2512.992263 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 47101.457482 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-65535 6047 99.54% 99.54% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::65536-131071 1 0.02% 99.56% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::131072-196607 8 0.13% 99.69% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::196608-262143 7 0.12% 99.80% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::393216-458751 1 0.02% 99.82% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::589824-655359 2 0.03% 99.85% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::983040-1.04858e+06 2 0.03% 99.88% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.17965e+06-1.24518e+06 6 0.10% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1.37626e+06-1.44179e+06 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 6075 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 6075 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.565103 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.376946 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 2.337614 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::1 6 0.10% 0.10% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::2 5 0.08% 0.18% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::3 2 0.03% 0.21% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4 4 0.07% 0.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::5 2 0.03% 0.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::6 2 0.03% 0.35% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::7 2 0.03% 0.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8 4 0.07% 0.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::9 5 0.08% 0.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::10 2 0.03% 0.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::11 3 0.05% 0.61% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12 3 0.05% 0.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::13 1 0.02% 0.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::14 4 0.07% 0.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::15 11 0.18% 0.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 2721 44.79% 45.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 38 0.63% 46.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 1583 26.06% 72.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 1297 21.35% 93.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 91 1.50% 95.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 44 0.72% 95.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 54 0.89% 96.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 48 0.79% 97.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 29 0.48% 98.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 18 0.30% 98.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 20 0.33% 98.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::27 17 0.28% 99.03% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28 13 0.21% 99.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::29 16 0.26% 99.51% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30 12 0.20% 99.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::31 10 0.16% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32 8 0.13% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 6075 # Writes before turning the bus around for reads
system.physmem.totQLat 393209260500 # Total ticks spent queuing
system.physmem.totMemAccLat 679455066750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 76332215000 # Total ticks spent in databus transfers
system.physmem.avgQLat 25756.44 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 44506.44 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 383.12 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.68 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 51.37 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.67 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 3.01 # Data bus utilization in percentage
system.physmem.busUtilRead 2.99 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 6.37 # Average read queue length when enqueuing
system.physmem.avgWrQLen 14.37 # Average write queue length when enqueuing
system.physmem.readRowHits 14270960 # Number of row buffer hits during reads
system.physmem.writeRowHits 91040 # Number of row buffer hits during writes
system.physmem.readRowHitRate 93.48 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 85.29 # Row buffer hit rate for writes
system.physmem.avgGap 158334.21 # Average gap between requests
system.physmem.pageHitRate 93.42 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 2202305646000 # Time in different power states
system.physmem.memoryStateTime::REF 85157800000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 262767276500 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput 54978267 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 16346128 # Transaction distribution
system.membus.trans_dist::ReadResp 16346128 # Transaction distribution
system.membus.trans_dist::WriteReq 763361 # Transaction distribution
system.membus.trans_dist::WriteResp 763361 # Transaction distribution
system.membus.trans_dist::Writeback 59160 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4685 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution
system.membus.trans_dist::UpgradeResp 4687 # Transaction distribution
system.membus.trans_dist::ReadExReq 131439 # Transaction distribution
system.membus.trans_dist::ReadExResp 131439 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2383052 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 2 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 3790 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1885912 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 4272758 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 34550390 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390470 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 64 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 7580 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 16698976 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::total 19097094 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 140207622 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 140207622 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1487194000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer1.occupancy 1000 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 3622500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer6.occupancy 17516054500 # Layer occupancy (ticks)
system.membus.reqLayer6.utilization 0.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 4714051227 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
system.membus.respLayer2.occupancy 37455331951 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 1.5 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.l2c.tags.replacements 64405 # number of replacements
system.l2c.tags.tagsinuse 51448.142618 # Cycle average of tags in use
system.l2c.tags.total_refs 1904465 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 129797 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 14.672643 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 2540066144500 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 37002.110374 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 24.124150 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000251 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 4932.290143 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 3309.962047 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 8.942781 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 3265.462064 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 2905.250809 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.564607 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000368 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.075261 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.050506 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000136 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.049827 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.044331 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.785036 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 27 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 65365 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 27 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 355 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 3060 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 6878 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 55034 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.000412 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.997391 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 18931296 # Number of tag accesses
system.l2c.tags.data_accesses 18931296 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 32363 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 6829 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 504085 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 191784 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 30935 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 6925 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 466764 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 195789 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1435474 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 608464 # number of Writeback hits
system.l2c.Writeback_hits::total 608464 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 26 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 12 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 38 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 8 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 8 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 16 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 57858 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 55192 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 113050 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 32363 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 6829 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 504085 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 249642 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 30935 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 6925 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 466764 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 250981 # number of demand (read+write) hits
system.l2c.demand_hits::total 1548524 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 32363 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 6829 # number of overall hits
system.l2c.overall_hits::cpu0.inst 504085 # number of overall hits
system.l2c.overall_hits::cpu0.data 249642 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 30935 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 6925 # number of overall hits
system.l2c.overall_hits::cpu1.inst 466764 # number of overall hits
system.l2c.overall_hits::cpu1.data 250981 # number of overall hits
system.l2c.overall_hits::total 1548524 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 35 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 7820 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 6258 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 11 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 4574 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 4456 # number of ReadReq misses
system.l2c.ReadReq_misses::total 23155 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1552 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 1356 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2908 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 77511 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 55705 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133216 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 35 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7820 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 83769 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 11 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 4574 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 60161 # number of demand (read+write) misses
system.l2c.demand_misses::total 156371 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 35 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7820 # number of overall misses
system.l2c.overall_misses::cpu0.data 83769 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 11 # number of overall misses
system.l2c.overall_misses::cpu1.inst 4574 # number of overall misses
system.l2c.overall_misses::cpu1.data 60161 # number of overall misses
system.l2c.overall_misses::total 156371 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 3562250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 293000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 558840500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 462734249 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 914250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 333186000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 341954000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1701484249 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 232490 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 257989 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 490479 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 5723904556 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 3992494167 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 9716398723 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 3562250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 293000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 558840500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 6186638805 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 914250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 333186000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 4334448167 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 11417882972 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 3562250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 293000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 558840500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 6186638805 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 914250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 333186000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 4334448167 # number of overall miss cycles
system.l2c.overall_miss_latency::total 11417882972 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 32398 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 6830 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 511905 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 198042 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 30946 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 6925 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 471338 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 200245 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1458629 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 608464 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 608464 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1578 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 1368 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2946 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 9 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 9 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 18 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 135369 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 110897 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 246266 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 32398 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 6830 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 511905 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 333411 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 30946 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 6925 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 471338 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 311142 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1704895 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 32398 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 6830 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 511905 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 333411 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 30946 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 6925 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 471338 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 311142 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1704895 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001080 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000146 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.015276 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.031599 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000355 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.009704 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.022253 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.015874 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.983523 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991228 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.987101 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.111111 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.111111 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.111111 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.572590 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.502313 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.540944 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001080 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000146 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.015276 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.251248 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000355 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.009704 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.193355 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.091719 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001080 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000146 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.015276 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.251248 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000355 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.009704 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.193355 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.091719 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 101778.571429 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 293000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 71462.979540 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 73942.833014 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 83113.636364 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72843.463052 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 76740.125673 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 73482.368776 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 149.800258 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 190.257375 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 168.665406 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 73846.351563 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 71672.097065 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 72937.175137 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 101778.571429 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 293000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 71462.979540 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 73853.559252 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 83113.636364 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 72843.463052 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 72047.475391 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 73017.905954 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 101778.571429 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 293000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 71462.979540 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 73853.559252 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 83113.636364 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 72843.463052 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 72047.475391 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 73017.905954 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 59160 # number of writebacks
system.l2c.writebacks::total 59160 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 8 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 43 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 6 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 22 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 79 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 8 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 43 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 6 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 22 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 79 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 8 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 43 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 6 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 22 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 79 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 35 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 7812 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 6215 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 11 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 4568 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 4434 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 23076 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 1552 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 1356 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 2908 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 77511 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 55705 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 133216 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 35 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 7812 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 83726 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 11 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 4568 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 60139 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 156292 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 35 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 7812 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 83726 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 11 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 4568 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 60139 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 156292 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 3127750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 281000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 460062000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 382258249 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 778250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 275211250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 285303500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1407021999 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 15521552 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 13562356 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 29083908 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 10001 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 10001 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4769263944 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3305065333 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 8074329277 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 3127750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 281000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 460062000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 5151522193 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 778250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 275211250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 3590368833 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 9481351276 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 3127750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 281000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 460062000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 5151522193 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 778250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 275211250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 3590368833 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 9481351276 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 6525500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83923690500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83019017000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 166949233000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 8966653586 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8434821998 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 17401475584 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 6525500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 92890344086 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 91453838998 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 184350708584 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001080 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000146 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015261 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.031382 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000355 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009692 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.022143 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.015820 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.983523 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991228 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.987101 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.111111 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.111111 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.111111 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.572590 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.502313 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.540944 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001080 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000146 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015261 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.251119 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000355 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009692 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.193285 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.091673 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001080 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000146 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015261 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.251119 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000355 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009692 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.193285 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.091673 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 89364.285714 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 281000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 58891.705069 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 61505.752051 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 70750 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60247.646673 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 64344.497068 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 60973.392226 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001.737463 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001.343879 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 61530.156287 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 59331.574060 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 60610.807088 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 89364.285714 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 281000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 58891.705069 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61528.344756 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 70750 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60247.646673 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 59701.172833 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 60664.341591 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 89364.285714 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 281000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 58891.705069 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61528.344756 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 70750 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60247.646673 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 59701.172833 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 60664.341591 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.toL2Bus.throughput 58447524 # Throughput (bytes/s)
system.toL2Bus.trans_dist::ReadReq 2676676 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2676675 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 763361 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 763361 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 608464 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 2946 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 18 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 2964 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 246266 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 246266 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1967872 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5798454 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 37749 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 149111 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 7953186 # Packet count per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 62935104 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 85607366 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 55020 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 253376 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size::total 148850866 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.data_through_bus 148850866 # Total data (bytes)
system.toL2Bus.snoop_data_through_bus 204184 # Total snoop data (bytes)
system.toL2Bus.reqLayer0.occupancy 4964883974 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 4433375902 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 4485758372 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 24044394 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 86236537 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.throughput 48427259 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 16322165 # Transaction distribution
system.iobus.trans_dist::ReadResp 16322165 # Transaction distribution
system.iobus.trans_dist::WriteReq 8177 # Transaction distribution
system.iobus.trans_dist::WriteResp 8177 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7932 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 522 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1030 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 2383052 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 32660684 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15864 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1044 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2060 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 2390470 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 123500998 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 123500998 # Total data (bytes)
system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 3971000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 522000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 521000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%)
system.iobus.respLayer0.occupancy 2374875000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.1 # Layer utilization (%)
system.iobus.respLayer1.occupancy 38148865049 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 1.5 # Layer utilization (%)
system.cpu0.branchPred.lookups 7661485 # Number of BP lookups
system.cpu0.branchPred.condPredicted 6126508 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 381527 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 4905065 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 3983490 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 81.211768 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 723596 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 38982 # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 25785436 # DTB read hits
system.cpu0.dtb.read_misses 39736 # DTB read misses
system.cpu0.dtb.write_hits 6191742 # DTB write hits
system.cpu0.dtb.write_misses 10170 # DTB write misses
system.cpu0.dtb.flush_tlb 514 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 714 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 33 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 5474 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 1453 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 252 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 628 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 25825172 # DTB read accesses
system.cpu0.dtb.write_accesses 6201912 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 31977178 # DTB hits
system.cpu0.dtb.misses 49906 # DTB misses
system.cpu0.dtb.accesses 32027084 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.inst_hits 5958651 # ITB inst hits
system.cpu0.itb.inst_misses 7224 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 514 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 714 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 33 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 2573 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 1518 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 5965875 # ITB inst accesses
system.cpu0.itb.hits 5958651 # DTB hits
system.cpu0.itb.misses 7224 # DTB misses
system.cpu0.itb.accesses 5965875 # DTB accesses
system.cpu0.numCycles 242096947 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 15548527 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 46430150 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 7661485 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 4707086 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 10443980 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 2504010 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 87505 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.BlockedCycles 47991707 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 1669 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingDrainCycles 1947 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu0.fetch.PendingTrapStallCycles 50069 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 1492171 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 279 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 5956718 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 371320 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 2975 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 77361996 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.753757 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.110815 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 66925381 86.51% 86.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 685980 0.89% 87.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 883677 1.14% 88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 1195178 1.54% 90.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 1096516 1.42% 91.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 566437 0.73% 92.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 1314357 1.70% 93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 386846 0.50% 94.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 4307624 5.57% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 77361996 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.031646 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.191783 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 16313273 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 49370536 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 9491475 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 529288 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 1655237 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 1021533 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 91523 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 55531280 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 303986 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 1655237 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 17162522 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 7654348 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 28580121 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 9244360 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 13063308 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 52889125 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 1160 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 8605902 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents 9933616 # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents 1829408 # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents 705 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 54696180 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 245103090 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 223663577 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 5274 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 39761499 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 14934681 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 590339 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 538925 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 5812671 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 10214201 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 7053988 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1084092 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 1355038 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 49147671 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 1004891 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 62507144 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 106564 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 10354652 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 26208427 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 256708 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 77361996 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.807983 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.536259 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 55228815 71.39% 71.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 6921867 8.95% 80.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3371546 4.36% 84.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2828196 3.66% 88.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 6343832 8.20% 96.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 1429149 1.85% 98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 903697 1.17% 99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 264810 0.34% 99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 70084 0.09% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 77361996 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 34065 0.76% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 2 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 4230863 93.99% 94.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 236461 5.25% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 14977 0.02% 0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 29471794 47.15% 47.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 48326 0.08% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 10 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 7 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 1252 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 10 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 26467836 42.34% 89.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 6502932 10.40% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 62507144 # Type of FU issued
system.cpu0.iq.rate 0.258191 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 4501391 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.072014 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 207022163 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 60516960 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 43741315 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 11807 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 6284 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 5315 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 66987291 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 6267 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 331575 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 2258680 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 3312 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 16640 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 890724 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 17025951 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 348422 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 1655237 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 6199849 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 752551 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 50264845 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 98291 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 10214201 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 7053988 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 705061 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 147463 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 536075 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 16640 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 186895 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 147787 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 334682 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 61435794 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 26133192 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 1071350 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 112283 # number of nop insts executed
system.cpu0.iew.exec_refs 32576038 # number of memory reference insts executed
system.cpu0.iew.exec_branches 6024055 # Number of branches executed
system.cpu0.iew.exec_stores 6442846 # Number of stores executed
system.cpu0.iew.exec_rate 0.253765 # Inst execution rate
system.cpu0.iew.wb_sent 60932314 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 43746630 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 24175990 # num instructions producing a value
system.cpu0.iew.wb_consumers 44857309 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.180699 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.538953 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 10244306 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 748183 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 291383 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 75706759 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.522606 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.501619 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 61320530 81.00% 81.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 7333121 9.69% 90.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 1910409 2.52% 93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 1174950 1.55% 94.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 814971 1.08% 95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 569506 0.75% 96.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 771340 1.02% 97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 344904 0.46% 98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1467028 1.94% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 75706759 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 30422123 # Number of instructions committed
system.cpu0.commit.committedOps 39564795 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 14118785 # Number of memory references committed
system.cpu0.commit.loads 7955521 # Number of loads committed
system.cpu0.commit.membars 210845 # Number of memory barriers committed
system.cpu0.commit.branches 5215430 # Number of branches committed
system.cpu0.commit.fp_insts 5270 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 35234514 # Number of committed integer instructions.
system.cpu0.commit.function_calls 505825 # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu 25399613 64.20% 64.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult 45146 0.11% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc 1251 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead 7955521 20.11% 84.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite 6163264 15.58% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total 39564795 # Class of committed instruction
system.cpu0.commit.bw_lim_events 1467028 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 123090455 # The number of ROB reads
system.cpu0.rob.rob_writes 101316686 # The number of ROB writes
system.cpu0.timesIdled 905863 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 164734951 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 2248240039 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 30347856 # Number of Instructions Simulated
system.cpu0.committedOps 39490528 # Number of Ops (including micro ops) Simulated
system.cpu0.cpi 7.977399 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 7.977399 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.125354 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.125354 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 279159718 # number of integer regfile reads
system.cpu0.int_regfile_writes 44499662 # number of integer regfile writes
system.cpu0.fp_regfile_reads 45106 # number of floating regfile reads
system.cpu0.fp_regfile_writes 42408 # number of floating regfile writes
system.cpu0.misc_regfile_reads 136236681 # number of misc regfile reads
system.cpu0.misc_regfile_writes 579467 # number of misc regfile writes
system.cpu0.icache.tags.replacements 983848 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.584983 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 10572279 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 984360 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 10.740257 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 6906897250 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 320.103204 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 191.481778 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.625202 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.373988 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999189 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 138 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 211 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 162 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 12622728 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 12622728 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 5401219 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 5171060 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 10572279 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 5401219 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 5171060 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 10572279 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 5401219 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 5171060 # number of overall hits
system.cpu0.icache.overall_hits::total 10572279 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 555378 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 510680 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 1066058 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 555378 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 510680 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 1066058 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 555378 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 510680 # number of overall misses
system.cpu0.icache.overall_misses::total 1066058 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7663232618 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6859208809 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 14522441427 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 7663232618 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 6859208809 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 14522441427 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 7663232618 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 6859208809 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 14522441427 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 5956597 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 5681740 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 11638337 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 5956597 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 5681740 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 11638337 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 5956597 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 5681740 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 11638337 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.093237 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.089881 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.091599 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.093237 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.089881 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.091599 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.093237 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.089881 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.091599 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13798.228626 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13431.520343 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13622.562212 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13798.228626 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13431.520343 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13622.562212 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13798.228626 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13431.520343 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13622.562212 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 6762 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 376 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 17.984043 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 42863 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 38803 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 81666 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 42863 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu1.inst 38803 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 81666 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 42863 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu1.inst 38803 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 81666 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 512515 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 471877 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 984392 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 512515 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 471877 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 984392 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 512515 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 471877 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 984392 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6228172986 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5583639583 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 11811812569 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6228172986 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5583639583 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 11811812569 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6228172986 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5583639583 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 11811812569 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 8994500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 8994500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 8994500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 8994500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.086042 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.083051 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.084582 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.086042 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.083051 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.084582 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.086042 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.083051 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.084582 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12152.176982 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11832.828434 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11999.094435 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12152.176982 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11832.828434 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11999.094435 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12152.176982 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11832.828434 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11999.094435 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements 644041 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.993361 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 21521749 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 644553 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 33.390193 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 42479250 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 255.642215 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 256.351146 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.499301 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.500686 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999987 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 302 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 101726761 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 101726761 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 7076892 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 6698233 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 13775125 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3751457 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 3500966 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 7252423 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 118146 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 125300 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 243446 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 120516 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 127110 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 247626 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 10828349 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 10199199 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 21027548 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 10828349 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 10199199 # number of overall hits
system.cpu0.dcache.overall_hits::total 21027548 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 365609 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 402058 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 767667 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1663469 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 1307220 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 2970689 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 7411 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 6147 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 13558 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 9 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu1.data 9 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 18 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 2029078 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 1709278 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 3738356 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 2029078 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 1709278 # number of overall misses
system.cpu0.dcache.overall_misses::total 3738356 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5771940837 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 5897981485 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11669922322 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 84085334445 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 56096709102 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 140182043547 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 106232248 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 81884247 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 188116495 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 129501 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 129501 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 259002 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 89857275282 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 61994690587 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 151851965869 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 89857275282 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 61994690587 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 151851965869 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 7442501 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 7100291 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 14542792 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5414926 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 4808186 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 10223112 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 125557 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 131447 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 257004 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 120525 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 127119 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 247644 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 12857427 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 11908477 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 24765904 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 12857427 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 11908477 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 24765904 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.049124 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.056626 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.052787 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.307201 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.271874 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.290586 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059025 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.046764 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052754 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000075 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000071 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000073 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.157814 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.143535 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.150948 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.157814 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.143535 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.150948 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15787.195712 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14669.479242 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15201.802763 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50548.182410 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 42912.982591 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47188.394190 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14334.401295 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13321.009761 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13874.944313 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14389 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14389 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14389 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 44284.781207 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 36269.518818 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40619.985328 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 44284.781207 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 36269.518818 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40619.985328 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 36311 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 24635 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 3444 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 311 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10.543264 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 79.212219 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 608464 # number of writebacks
system.cpu0.dcache.writebacks::total 608464 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 174205 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 207237 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 381442 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1526591 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1195009 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 2721600 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 704 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 669 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1373 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1700796 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 1402246 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 3103042 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1700796 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 1402246 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 3103042 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 191404 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 194821 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 386225 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 136878 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 112211 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 249089 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6707 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5478 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12185 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 9 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 9 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 18 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 328282 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 307032 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 635314 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 328282 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 307032 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 635314 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2672225710 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2597817092 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5270042802 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6526900100 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 4738022235 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11264922335 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 84662502 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 63153752 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 147816254 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 111499 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 111499 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 222998 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 9199125810 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7335839327 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 16534965137 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 9199125810 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7335839327 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 16534965137 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91653477500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90683023500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182336501000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 13720132000 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 13077337591 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 26797469591 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 105373609500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 103760361091 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 209133970591 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.025718 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.027438 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026558 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.025278 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.023337 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024365 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.053418 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.041675 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047412 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000075 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000071 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000073 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.025532 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025783 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.025653 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.025532 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025783 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.025653 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13961.180069 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13334.379210 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13645.006931 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47684.069756 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 42224.222536 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45224.487372 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12623.006113 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11528.614823 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12131.001559 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12388.777778 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12388.777778 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12388.777778 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 28022.023169 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 23892.751658 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26026.445407 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 28022.023169 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 23892.751658 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26026.445407 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 7344792 # Number of BP lookups
system.cpu1.branchPred.condPredicted 5924572 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 342317 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 4758265 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 3794052 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 79.736038 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 685317 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 35371 # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 25350014 # DTB read hits
system.cpu1.dtb.read_misses 36246 # DTB read misses
system.cpu1.dtb.write_hits 5533315 # DTB write hits
system.cpu1.dtb.write_misses 8540 # DTB write misses
system.cpu1.dtb.flush_tlb 510 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 725 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 5471 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 1908 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 249 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 710 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 25386260 # DTB read accesses
system.cpu1.dtb.write_accesses 5541855 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 30883329 # DTB hits
system.cpu1.dtb.misses 44786 # DTB misses
system.cpu1.dtb.accesses 30928115 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.inst_hits 5683844 # ITB inst hits
system.cpu1.itb.inst_misses 6848 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 510 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 725 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 2653 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 1514 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 5690692 # ITB inst accesses
system.cpu1.itb.hits 5683844 # DTB hits
system.cpu1.itb.misses 6848 # DTB misses
system.cpu1.itb.accesses 5690692 # DTB accesses
system.cpu1.numCycles 235812118 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 14488159 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 45028124 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 7344792 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 4479369 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 9950354 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 2325910 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 82893 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.BlockedCycles 46948697 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 1099 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingDrainCycles 1893 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu1.fetch.PendingTrapStallCycles 45519 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 1268155 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 161 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 5681743 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 353393 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 2950 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 74402978 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 0.748631 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.104884 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 64461074 86.64% 86.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 633258 0.85% 87.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 845202 1.14% 88.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 1118143 1.50% 90.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 1030578 1.39% 91.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 551741 0.74% 92.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 1296054 1.74% 94.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 370486 0.50% 94.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 4096442 5.51% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 74402978 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.031147 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.190949 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 15290128 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 48029788 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 9010807 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 535995 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 1534066 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 962796 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 84486 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 53087117 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 281620 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 1534066 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 16089413 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 6996685 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 28422508 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 8819964 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 12538212 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 50579819 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 715 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 8590875 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents 9852379 # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents 1395671 # Number of times rename has blocked due to SQ full
system.cpu1.rename.FullRegisterEvents 1301 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 52976488 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 233969396 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 213834273 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 5207 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 38971918 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 14004569 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 583497 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 540607 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 5363476 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 9768473 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 6353478 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 903299 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 1144541 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 47001226 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 985413 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 60595640 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 98989 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 9593116 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 24473464 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 250944 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 74402978 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.814425 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.533021 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 52794785 70.96% 70.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 6823804 9.17% 80.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 3272663 4.40% 84.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 2786608 3.75% 88.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 6272134 8.43% 96.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 1319081 1.77% 98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 820611 1.10% 99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 247257 0.33% 99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 66035 0.09% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 74402978 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 29526 0.66% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 4 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 4196905 94.38% 95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 220217 4.95% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 13541 0.02% 0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 28679065 47.33% 47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 45344 0.07% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 13 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 9 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 858 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 9 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 26009717 42.92% 90.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 5847084 9.65% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 60595640 # Type of FU issued
system.cpu1.iq.rate 0.256966 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 4446652 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.073382 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 200172970 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 57588554 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 41991709 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 11520 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 6240 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 4992 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 65022566 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 6185 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 323560 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 2067890 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 2468 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 15600 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 783792 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 16950409 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 331839 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 1534066 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 5578937 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 735039 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 48101549 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 89840 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 9768473 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 6353478 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 710230 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 138266 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 531900 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 15600 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 167974 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 132221 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 300195 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 59563474 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 25690610 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 1032166 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 114910 # number of nop insts executed
system.cpu1.iew.exec_refs 31485549 # number of memory reference insts executed
system.cpu1.iew.exec_branches 5840798 # Number of branches executed
system.cpu1.iew.exec_stores 5794939 # Number of stores executed
system.cpu1.iew.exec_rate 0.252589 # Inst execution rate
system.cpu1.iew.wb_sent 59096440 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 41996701 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 23719594 # num instructions producing a value
system.cpu1.iew.wb_consumers 43668575 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.178094 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.543173 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 9469311 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 734469 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 259123 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 72868911 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.524128 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.502288 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 58802570 80.70% 80.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 7335717 10.07% 90.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 1834357 2.52% 93.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 1110131 1.52% 94.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 806352 1.11% 95.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 478738 0.66% 96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 708592 0.97% 97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 352493 0.48% 98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 1439961 1.98% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 72868911 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 30042313 # Number of instructions committed
system.cpu1.commit.committedOps 38192613 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 13270269 # Number of memory references committed
system.cpu1.commit.loads 7700583 # Number of loads committed
system.cpu1.commit.membars 192827 # Number of memory barriers committed
system.cpu1.commit.branches 5091642 # Number of branches committed
system.cpu1.commit.fp_insts 4942 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 33962282 # Number of committed integer instructions.
system.cpu1.commit.function_calls 485556 # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu 24878693 65.14% 65.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult 42793 0.11% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc 858 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 65.25% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead 7700583 20.16% 85.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite 5569686 14.58% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total 38192613 # Class of committed instruction
system.cpu1.commit.bw_lim_events 1439961 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 118199712 # The number of ROB reads
system.cpu1.rob.rob_writes 96901530 # The number of ROB writes
system.cpu1.timesIdled 866503 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 161409140 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 2317329341 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 29966199 # Number of Instructions Simulated
system.cpu1.committedOps 38116499 # Number of Ops (including micro ops) Simulated
system.cpu1.cpi 7.869270 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 7.869270 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.127077 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.127077 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 270334360 # number of integer regfile reads
system.cpu1.int_regfile_writes 43344614 # number of integer regfile writes
system.cpu1.fp_regfile_reads 45048 # number of floating regfile reads
system.cpu1.fp_regfile_writes 42280 # number of floating regfile writes
system.cpu1.misc_regfile_reads 130449609 # number of misc regfile reads
system.cpu1.misc_regfile_writes 594503 # number of misc regfile writes
system.iocache.tags.replacements 0 # number of replacements
system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses 0 # Number of tag accesses
system.iocache.tags.data_accesses 0 # Number of data accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1734330533049 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1734330533049 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1734330533049 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1734330533049 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 83063 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|