blob: a80cc588c319f1e45df8d0c9d6605f8f74b709e9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.610012 # Number of seconds simulated
sim_ticks 2610011895000 # Number of ticks simulated
final_tick 2610011895000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 531747 # Simulator instruction rate (inst/s)
host_op_rate 676644 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 23052454652 # Simulator tick rate (ticks/s)
host_mem_usage 397728 # Number of bytes of host memory used
host_seconds 113.22 # Real time elapsed on the host
sim_insts 60204721 # Number of instructions simulated
sim_ops 76610045 # Number of ops (including micro ops) simulated
system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 356960 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 4558796 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 347904 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 4486256 # Number of bytes read from this memory
system.physmem.bytes_read::total 132433500 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 356960 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 347904 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 704864 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3672640 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 1510336 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data 1505932 # Number of bytes written to this memory
system.physmem.bytes_written::total 6688908 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 11780 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 71264 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 5436 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 70124 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15494031 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 57385 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 377584 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data 376483 # Number of write requests responded to by this memory
system.physmem.num_writes::total 811452 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47004917 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.dtb.walker 25 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 136766 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1746657 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 133296 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 1718864 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50740573 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 136766 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 133296 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 270062 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1407135 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 578670 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data 576983 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2562788 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1407135 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47004917 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 25 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 136766 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 2325327 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 133296 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 2295847 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53303362 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15494031 # Total number of read requests seen
system.physmem.writeReqs 811452 # Total number of write requests seen
system.physmem.cpureqs 213827 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 991617984 # Total number of bytes read from memory
system.physmem.bytesWritten 51932928 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 132433500 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 6688908 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 27 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 4514 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 974843 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 967897 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 967762 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 968563 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 968385 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 967634 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 967724 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 968241 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 968097 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 967669 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 967710 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 968022 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 968146 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 967643 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 967509 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 968159 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 50752 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 50352 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 50308 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 50998 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 50782 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 50138 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 50199 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 50736 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 51142 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 50687 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 50724 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 51047 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 51142 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 50663 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 50585 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 51197 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 2610007487000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 6679 # Categorize read packet sizes
system.physmem.readPktSize::3 15335424 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 151928 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # Categorize write packet sizes
system.physmem.writePktSize::1 0 # Categorize write packet sizes
system.physmem.writePktSize::2 754067 # Categorize write packet sizes
system.physmem.writePktSize::3 0 # Categorize write packet sizes
system.physmem.writePktSize::4 0 # Categorize write packet sizes
system.physmem.writePktSize::5 0 # Categorize write packet sizes
system.physmem.writePktSize::6 57385 # Categorize write packet sizes
system.physmem.rdQLenPdf::0 1116599 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 960481 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 974945 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 3652366 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2754414 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2758656 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2734326 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 61705 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 60367 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 111551 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 162629 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 111438 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 8743 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 8647 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 8559 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 8528 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 50 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 35439 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 35424 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 35400 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 35389 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 35372 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 35363 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 35346 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 35341 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 35325 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 35306 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 35291 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 35278 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 35268 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 35253 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 35240 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 35231 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 35213 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 35201 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 35182 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 35163 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 35147 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 35129 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 35117 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.totQLat 338127200750 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 432998808250 # Sum of mem lat for all requests
system.physmem.totBusLat 77470020000 # Total cycles spent in databus access
system.physmem.totBankLat 17401587500 # Total cycles spent in bank access
system.physmem.avgQLat 21823.10 # Average queueing delay per request
system.physmem.avgBankLat 1123.12 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 27946.22 # Average memory access latency
system.physmem.avgRdBW 379.93 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 19.90 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 50.74 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 2.56 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 3.12 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.17 # Average read queue length over time
system.physmem.avgWrQLen 1.25 # Average write queue length over time
system.physmem.readRowHits 15419474 # Number of row buffer hits during reads
system.physmem.writeRowHits 794097 # Number of row buffer hits during writes
system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 97.86 # Row buffer hit rate for writes
system.physmem.avgGap 160069.31 # Average gap between requests
system.l2c.replacements 61815 # number of replacements
system.l2c.tagsinuse 50922.556971 # Cycle average of tags in use
system.l2c.total_refs 1697645 # Total number of references to valid blocks.
system.l2c.sampled_refs 127200 # Sample count of references to valid blocks.
system.l2c.avg_refs 13.346266 # Average number of references to valid blocks.
system.l2c.warmup_cycle 2558113998500 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 37911.407860 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 0.000184 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.000643 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 3494.638706 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 3026.772488 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 3500.625095 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 2989.111995 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.578482 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.053324 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.046185 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.053415 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.045610 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.777017 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 10043 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 3654 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 407563 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 186718 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 9399 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 3346 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 436384 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 183760 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1240867 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 596298 # number of Writeback hits
system.l2c.Writeback_hits::total 596298 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 12 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 14 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 55801 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 58743 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 114544 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 10043 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 3654 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 407563 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 242519 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 9399 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 3346 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 436384 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 242503 # number of demand (read+write) hits
system.l2c.demand_hits::total 1355411 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 10043 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 3654 # number of overall hits
system.l2c.overall_hits::cpu0.inst 407563 # number of overall hits
system.l2c.overall_hits::cpu0.data 242519 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 9399 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 3346 # number of overall hits
system.l2c.overall_hits::cpu1.inst 436384 # number of overall hits
system.l2c.overall_hits::cpu1.data 242503 # number of overall hits
system.l2c.overall_hits::total 1355411 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 5164 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 5288 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 5436 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 4561 # number of ReadReq misses
system.l2c.ReadReq_misses::total 20452 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1403 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 1479 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2882 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 66764 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 66344 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133108 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 5164 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 72052 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 5436 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 70905 # number of demand (read+write) misses
system.l2c.demand_misses::total 153560 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu0.inst 5164 # number of overall misses
system.l2c.overall_misses::cpu0.data 72052 # number of overall misses
system.l2c.overall_misses::cpu1.inst 5436 # number of overall misses
system.l2c.overall_misses::cpu1.data 70905 # number of overall misses
system.l2c.overall_misses::total 153560 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 69000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 82500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 276276000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 281450000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 285328500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 251478000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1094684000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 249000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 205000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 454000 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 3062643000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 3034803500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6097446500 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 69000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 82500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 276276000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 3344093000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 285328500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 3286281500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 7192130500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 69000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 82500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 276276000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 3344093000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 285328500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 3286281500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 7192130500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 10044 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 3656 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 412727 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 192006 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 9399 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 3346 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 441820 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 188321 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1261319 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 596298 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 596298 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1415 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 1493 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2908 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 122565 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 125087 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247652 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 10044 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 3656 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 412727 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 314571 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 9399 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 3346 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 441820 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 313408 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1508971 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 10044 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 3656 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 412727 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 314571 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 9399 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 3346 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 441820 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 313408 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1508971 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000100 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000547 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.012512 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.027541 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.012304 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.024219 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.016215 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.991519 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.990623 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.991059 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.544723 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.530383 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.537480 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000100 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000547 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.012512 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.229048 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.012304 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.226239 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.101765 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000100 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000547 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.012512 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.229048 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.012304 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.226239 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.101765 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 69000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 41250 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 53500.387297 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 53224.281392 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52488.686534 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 55136.592852 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 53524.545277 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 177.476835 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 138.607167 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 157.529493 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 45872.670900 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 45743.450802 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 45808.264717 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 69000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 41250 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 53500.387297 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 46412.216177 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52488.686534 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 46347.669417 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 46835.963141 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 69000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 41250 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 53500.387297 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 46412.216177 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52488.686534 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 46347.669417 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 46835.963141 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 57385 # number of writebacks
system.l2c.writebacks::total 57385 # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 5164 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 5288 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 5436 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 4561 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 20452 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 1403 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 1479 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 2882 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 66764 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 66344 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 133108 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 5164 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 72052 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 5436 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 70905 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 153560 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 5164 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 72052 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 5436 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 70905 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 153560 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 56251 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 57502 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 211510414 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 215554288 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 217142186 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 194507811 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 838828452 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 14070376 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 14791479 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 28861855 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2222400999 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2199706844 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 4422107843 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 56251 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 57502 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 211510414 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 2437955287 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 217142186 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 2394214655 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 5260936295 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 56251 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 57502 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 211510414 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 2437955287 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 217142186 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 2394214655 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 5260936295 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 209116116 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83638511285 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83062271025 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 166909898426 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4517984886 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 4642436480 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 9160421366 # number of WriteReq MSHR uncacheable cycles
system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76253 # number of LoadLockedReq MSHR uncacheable cycles
system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76253 # number of LoadLockedReq MSHR uncacheable cycles
system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 30003 # number of StoreCondReq MSHR uncacheable cycles
system.l2c.StoreCondReq_mshr_uncacheable_latency::total 30003 # number of StoreCondReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 209116116 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 88156496171 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 87704707505 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 176070319792 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000100 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000547 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.012512 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.027541 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.012304 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.024219 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.016215 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.991519 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.990623 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.991059 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.544723 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.530383 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.537480 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000100 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000547 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.012512 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.229048 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.012304 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.226239 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.101765 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000100 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000547 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.012512 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.229048 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.012304 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.226239 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.101765 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 56251 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 28751 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40958.639427 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40762.913767 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 39945.214496 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 42645.869546 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 41014.495013 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10028.778332 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10014.522901 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 33287.415359 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 33156.078078 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 33221.953925 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 56251 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 28751 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40958.639427 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 33836.052948 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 39945.214496 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33766.513716 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 34259.809163 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 56251 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 28751 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40958.639427 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 33836.052948 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 39945.214496 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33766.513716 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 34259.809163 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.LoadLockedReq_avg_mshr_uncacheable_latency::cpu1.data inf # average LoadLockedReq mshr uncacheable latency
system.l2c.LoadLockedReq_avg_mshr_uncacheable_latency::total inf # average LoadLockedReq mshr uncacheable latency
system.l2c.StoreCondReq_avg_mshr_uncacheable_latency::cpu1.data inf # average StoreCondReq mshr uncacheable latency
system.l2c.StoreCondReq_avg_mshr_uncacheable_latency::total inf # average StoreCondReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 7403435 # DTB read hits
system.cpu0.dtb.read_misses 6873 # DTB read misses
system.cpu0.dtb.write_hits 5501198 # DTB write hits
system.cpu0.dtb.write_misses 1842 # DTB write misses
system.cpu0.dtb.flush_tlb 1277 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 727 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 6355 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 141 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 225 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 7410308 # DTB read accesses
system.cpu0.dtb.write_accesses 5503040 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 12904633 # DTB hits
system.cpu0.dtb.misses 8715 # DTB misses
system.cpu0.dtb.accesses 12913348 # DTB accesses
system.cpu0.itb.inst_hits 30303054 # ITB inst hits
system.cpu0.itb.inst_misses 3598 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 1277 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 727 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 2696 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 30306652 # ITB inst accesses
system.cpu0.itb.hits 30303054 # DTB hits
system.cpu0.itb.misses 3598 # DTB misses
system.cpu0.itb.accesses 30306652 # DTB accesses
system.cpu0.numCycles 2668342955 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 29632666 # Number of instructions committed
system.cpu0.committedOps 37682860 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 33888276 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 5192 # Number of float alu accesses
system.cpu0.num_func_calls 1024744 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 3926833 # number of instructions that are conditional controls
system.cpu0.num_int_insts 33888276 # number of integer instructions
system.cpu0.num_fp_insts 5192 # number of float instructions
system.cpu0.num_int_register_reads 194247325 # number of times the integer registers were read
system.cpu0.num_int_register_writes 36521977 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 3842 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 1352 # number of times the floating registers were written
system.cpu0.num_mem_refs 13487423 # number of memory refs
system.cpu0.num_load_insts 7732203 # Number of load instructions
system.cpu0.num_store_insts 5755220 # Number of store instructions
system.cpu0.num_idle_cycles -6063478143.749568 # Number of idle cycles
system.cpu0.num_busy_cycles 8731821098.749567 # Number of busy cycles
system.cpu0.not_idle_fraction 3.272376 # Percentage of non-idle cycles
system.cpu0.idle_fraction -2.272376 # Percentage of idle cycles
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 83014 # number of quiesce instructions executed
system.cpu0.icache.replacements 855673 # number of replacements
system.cpu0.icache.tagsinuse 510.972312 # Cycle average of tags in use
system.cpu0.icache.total_refs 60642600 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 856185 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 70.828851 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 18907162000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 150.590700 # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu1.inst 360.381612 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.294122 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu1.inst 0.703870 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.997993 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 29889509 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 30753091 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 60642600 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 29889509 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 30753091 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 60642600 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 29889509 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 30753091 # number of overall hits
system.cpu0.icache.overall_hits::total 60642600 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 413545 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 442640 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 856185 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 413545 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 442640 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 856185 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 413545 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 442640 # number of overall misses
system.cpu0.icache.overall_misses::total 856185 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5610135500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 5995618000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 11605753500 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 5610135500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 5995618000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 11605753500 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 5610135500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 5995618000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 11605753500 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 30303054 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 31195731 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 61498785 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 30303054 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 31195731 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 61498785 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 30303054 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 31195731 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 61498785 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013647 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014189 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.013922 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013647 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014189 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.013922 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013647 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014189 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.013922 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13565.961383 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13545.133743 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13555.193679 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13565.961383 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13545.133743 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13555.193679 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13565.961383 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13545.133743 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13555.193679 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 413545 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 442640 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 856185 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 413545 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 442640 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 856185 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 413545 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 442640 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 856185 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4783045500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5110338000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 9893383500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4783045500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5110338000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 9893383500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4783045500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5110338000 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 9893383500 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 298856500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 298856500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 298856500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 298856500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.013647 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014189 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013922 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.013647 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014189 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.013922 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013647 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014189 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.013922 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11565.961383 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11545.133743 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11555.193679 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11565.961383 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11545.133743 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11555.193679 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11565.961383 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11545.133743 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11555.193679 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 627466 # number of replacements
system.cpu0.dcache.tagsinuse 511.912822 # Cycle average of tags in use
system.cpu0.dcache.total_refs 23658362 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 627978 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 37.673871 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 472186000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 140.437195 # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu1.data 371.475626 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.274291 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu1.data 0.725538 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.999830 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 6510445 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 6686708 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 13197153 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 4886816 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 5087431 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 9974247 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 106752 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 129570 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 236322 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 112519 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 135213 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 247732 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 11397261 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 11774139 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 23171400 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 11397261 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 11774139 # number of overall hits
system.cpu0.dcache.overall_hits::total 23171400 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 186239 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 182677 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 368916 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 123980 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 126580 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 250560 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 5767 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5644 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 11411 # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data 310219 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 309257 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 619476 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 310219 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 309257 # number of overall misses
system.cpu0.dcache.overall_misses::total 619476 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2656137500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2591872000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5248009500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 4024689000 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 4035697500 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 8060386500 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 80055500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 75055500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 155111000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 6680826500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 6627569500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 13308396000 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 6680826500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 6627569500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 13308396000 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 6696684 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 6869385 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 13566069 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5010796 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 5214011 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 10224807 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 112519 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 135214 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 247733 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 112519 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 135213 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 247732 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 11707480 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 12083396 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 23790876 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 11707480 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 12083396 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 23790876 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027811 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026593 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.027194 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.024743 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.024277 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.024505 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.051254 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.041741 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046062 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026498 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025594 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.026038 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026498 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.025594 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.026038 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14261.983258 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14188.277670 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14225.486290 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 32462.405227 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 31882.584137 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32169.486351 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13881.654240 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13298.281361 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13593.111910 # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 21535.839197 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 21430.620811 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21483.311702 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21535.839197 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 21430.620811 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21483.311702 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 596298 # number of writebacks
system.cpu0.dcache.writebacks::total 596298 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 186239 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 182677 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 368916 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 123980 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 126580 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 250560 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 5767 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5644 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11411 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 310219 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 309257 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 619476 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 310219 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 309257 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 619476 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2283659500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2226518000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4510177500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3776729000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 3782537500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7559266500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 68521500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 63767500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 132289000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6060388500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6009055500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12069444000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6060388500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6009055500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12069444000 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91364168500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90730673500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182094842000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 9290730500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 9409303000 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 18700033500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 117500 # number of LoadLockedReq MSHR uncacheable cycles
system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 117500 # number of LoadLockedReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 69000 # number of StoreCondReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 69000 # number of StoreCondReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 100654899000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 100139976500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 200794875500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027811 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026593 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.027194 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.024743 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.024277 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024505 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.051254 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.041741 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046062 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026498 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025594 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.026038 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026498 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025594 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.026038 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12261.983258 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12188.277670 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12225.486290 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30462.405227 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29882.584137 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30169.486351 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11881.654240 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11298.281361 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11593.111910 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19535.839197 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 19430.620811 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19483.311702 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19535.839197 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 19430.620811 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19483.311702 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::cpu1.data inf # average LoadLockedReq mshr uncacheable latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::total inf # average LoadLockedReq mshr uncacheable latency
system.cpu0.dcache.StoreCondReq_avg_mshr_uncacheable_latency::cpu1.data inf # average StoreCondReq mshr uncacheable latency
system.cpu0.dcache.StoreCondReq_avg_mshr_uncacheable_latency::total inf # average StoreCondReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 7594461 # DTB read hits
system.cpu1.dtb.read_misses 6935 # DTB read misses
system.cpu1.dtb.write_hits 5731015 # DTB write hits
system.cpu1.dtb.write_misses 1760 # DTB write misses
system.cpu1.dtb.flush_tlb 1276 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 712 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 6410 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 138 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 227 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 7601396 # DTB read accesses
system.cpu1.dtb.write_accesses 5732775 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 13325476 # DTB hits
system.cpu1.dtb.misses 8695 # DTB misses
system.cpu1.dtb.accesses 13334171 # DTB accesses
system.cpu1.itb.inst_hits 31195731 # ITB inst hits
system.cpu1.itb.inst_misses 3619 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 1276 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 712 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 2687 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 31199350 # ITB inst accesses
system.cpu1.itb.hits 31195731 # DTB hits
system.cpu1.itb.misses 3619 # DTB misses
system.cpu1.itb.accesses 31199350 # DTB accesses
system.cpu1.numCycles 2551680835 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 30572055 # Number of instructions committed
system.cpu1.committedOps 38927185 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 34988619 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 5077 # Number of float alu accesses
system.cpu1.num_func_calls 1115365 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 4021820 # number of instructions that are conditional controls
system.cpu1.num_int_insts 34988619 # number of integer instructions
system.cpu1.num_fp_insts 5077 # number of float instructions
system.cpu1.num_int_register_reads 200559291 # number of times the integer registers were read
system.cpu1.num_int_register_writes 37663256 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 3651 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 1428 # number of times the floating registers were written
system.cpu1.num_mem_refs 13910241 # number of memory refs
system.cpu1.num_load_insts 7929873 # Number of load instructions
system.cpu1.num_store_insts 5980368 # Number of store instructions
system.cpu1.num_idle_cycles 10585260303.338047 # Number of idle cycles
system.cpu1.num_busy_cycles -8033579468.338046 # Number of busy cycles
system.cpu1.not_idle_fraction -3.148348 # Percentage of non-idle cycles
system.cpu1.idle_fraction 4.148348 # Percentage of idle cycles
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1195947261004 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1195947261004 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1195947261004 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1195947261004 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|